← Back to Patent Explorer
US4429407A Expired / Lapsed US ⏱️ 0.0 years remaining

Counting circuit for coin counting device

Assignee: Laurel Bank Machine Co Ltd
•
Filing: 1981-06-26
•
Granted: 1984-01-31
•
Expires: 2001-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electrical circuit arrangement for use in a coin counting device is provided. The arrangement is provided with an abnormality detection circuit for generating an alarm signal when any of the optical sensing member of the coin counting device is hindered from operating normally due to adhesion of dust or other causes. The abnormality detection circuit includes a NAND gate, a NOR gate, an OR gate, a counter and an SR-type flip-flop. The first and second detection signal generated from the optical sensing members are supplied to the NAND gate and the NOR gate. The OR gate is supplied with the output from the NOR gate and a reset signal from a reset operator section. The counter is supplied with the output from the NAND gate and the output from the OR gate. In normal operation, the counter counts the level "1" and "0" of the binary logical level alternately, thereby to leave a counting section to continue the counting operation. If any abnormality occurs at any of the combined optical sensing members, the number counted by said counter takes the value 2, whereupon a second output signal indicating the occurrence of abnormality is generated by the counter and fed to the flip-flop which generates an alarm signal.

Inventors

  • 👤 Katusuke Furuya

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 07:54
CPC Classifications
G; G07; G07D; G07D9/00; G07D9/04

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 230 words
A counting circuit arrangement for a coin counting device, comprising a light generating section having a light emitting element, first and second light receiving sections respectively having first and second photosensors arranged adjacent to each other for receiving light from said light emitting element when they are not covered by any passing coins and for generating detection signals when they are covered by any of the passing coins, each said light receiving sections having a normal unobstructed sensitivity, an addition-subtraction discriminating section for receiving output signals from said first and second light receiving sections to generate a count-up or count-down signal in dependence on the order of reception of the output signals from the first and second light receiving sections, a counter section for receiving the signal from said additional-subtraction discriminating section to count the number of coins passing through said first and second photosensors, and an abnormality detection section for detecting the difference between the sensitivities of said first and second light receiving sections, said detection section being connected in parallel with said addition-subtraction discriminating section to receive output signals from said first and second light receiving sections and to produce an alarm signal in response to the difference in sensitivities determined by the difference in number of pulses between the output signals from said first light receiving section and the output signals from said second light receiving section.
Claim 2
Dependent Claim 230 words
A counting circuit arrangement for a coin counting device, comprising a light generating section having a light emitting element, first and second light receiving sections respectively having first and second photosensors arranged adjacent to each other for receiving light from said light emitting element when they are not covered by any passing coins and for generating detection signals when they are covered by any of the passing coins, each said light receiving sections having a normal unobstructed sensitivity, an addition-subtraction discriminating section for receiving output signals from said first and second light receiving sections to generate a count-up or count-down signal in dependence on the order of reception of the output signals from the first and second light receiving sections, a counter section for receiving the signal from said additional-subtraction discriminating section to count the number of coins passing through said first and second photosensors, and an abnormality detection section for detecting the difference between the sensitivities of said first and second light receiving sections, said detection section being connected in parallel with said addition-subtraction discriminating section to receive output signals from said first and second light receiving sections and to produce an alarm signal in response to the difference in sensitivities determined by the difference in number of pulses between the output signals from said first light receiving section and the output signals from said second light receiving section.
Claim 3
Dependent Claim 320 words
A counting circuit arrangement for a coin counting device, comprising a light generating section having a light emitting element, first and second light receiving sections respectively having first and second photosensors arranged closely adjacent to each other for receiving light from said light emitting element when they are not covered by any passing coins and for generating detection signals when they are covered by any of the passing coins, an addition-subtraction discriminating section for receiving output signals from said first and second light receiving sections to generate a count-up signal when the first light is received before the receipt of the second light and a count-down signal when the first light is received after the receipt of the second light, a counter section for receiving the signal from said addition-subtraction discriminating section to count the number of coins passing through said first and second photosensors, and an abnormality detection section connected in parallel with said addition-subtraction discriminating section to receive the output signals from said first and second light receiving sections and to produce an alarm signal in response to a predetermined difference in number of pulses between the output signals from said first light receiving section and the output signals from said second light receiving section, said abnormality detection section including a NAND gate for receiving said output signals from said first and second light receiving sections, a NOR gate for receiving said output signals from said first and second light receiving sections, an OR gate for receiving the output from said NOR gate and a reset signal from a reset operator section, a counter for receiving the output signal from said NAND gate and the output signal from said OR gate, and a set-reset flip-flop for receiving the output signal from said counter and reset signal to generate an alarm signal when a second output signal indicating occurrence of any abnormal condition is fed thereto by said counter.
Claim 4
Dependent Claim 320 words
A counting circuit arrangement for a coin counting device, comprising a light generating section having a light emitting element, first and second light receiving sections respectively having first and second photosensors arranged closely adjacent to each other for receiving light from said light emitting element when they are not covered by any passing coins and for generating detection signals when they are covered by any of the passing coins, an addition-subtraction discriminating section for receiving output signals from said first and second light receiving sections to generate a count-up signal when the first light is received before the receipt of the second light and a count-down signal when the first light is received after the receipt of the second light, a counter section for receiving the signal from said addition-subtraction discriminating section to count the number of coins passing through said first and second photosensors, and an abnormality detection section connected in parallel with said addition-subtraction discriminating section to receive the output signals from said first and second light receiving sections and to produce an alarm signal in response to a predetermined difference in number of pulses between the output signals from said first light receiving section and the output signals from said second light receiving section, said abnormality detection section including a NAND gate for receiving said output signals from said first and second light receiving sections, a NOR gate for receiving said output signals from said first and second light receiving sections, an OR gate for receiving the output from said NOR gate and a reset signal from a reset operator section, a counter for receiving the output signal from said NAND gate and the output signal from said OR gate, and a set-reset flip-flop for receiving the output signal from said counter and reset signal to generate an alarm signal when a second output signal indicating occurrence of any abnormal condition is fed thereto by said counter.

References Cited (Backward Citations)

US3848614A Cited
US4082099A Cited
US4216788A Cited
US4255809A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-01-30 1987-08-01 1988-01-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-01-30 1991-08-01 1992-01-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-01-30 1995-08-01 1996-01-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag