Consecutive addressing of a semiconductor memory

Claim 2

A semiconductor memory device comprising a memory array including a plurality of memory cells arranged in rows and columns, first means for receiving a row strobe signal, second means for incorporating row address information in response to said row strobe signal, third means for receiving a column strobe signal, fourth means for incorporating column address information in response to said column strobe signal, fifth means for selecting a row of said memory cell array in response to the incorporated row address information, and sixth means for selecting at least one column of said memory cell array, said sixth means including shift register means having a plurality of shift stages, each of output terminals of said shift stages being used to select the corresponding column when it is energized, decode means for setting a state of said shift register means in response to the incorporated column address information, means for generating a shift signal each time said column strobe signal is activated during a period when said row strobe signal is activated, and eighth means for supplying said shift register means with said shift signal to thereby change the column address location as selected by said shift register means.

Claim 3

The memory device according to claim 1, further comprising at least one bus line to which the selected column of said memory cell array is electrically coupled.

Claim 4

The memory device according to claim 2, further comprising a plurality of transfer gates coupled between said data bus line and each of said columns.

Claim 5

A semiconductor memory device comprising a memory cell array including a plurality of memory cells arranged in rows and columns, a first terminal for receiving a row strobe having first and second levels, row selection means for selecting a row of said array in response to said second level of said row strobe signal, a second terminal for receiving a column strobe signal having third and fourth levels, column decode means for operatively selecting one of said columns in response to said fourth level of said column strobe signal during a period when said row strobe signal is at said second level, shift signal generating means for generating a shift signal every time said column strobe signal changes from said third level to said fourth level when said row strobe signal is maintained at said second level after selection of said column by said column decode means, and shift register means coupled to said column decode means and having a plurality of shift stages, an output signal of each of said shift stages being adapted to select a corresponding one of said columns when it is energized, said shift register shifting the column location selected by said column decode means in response to said shift signal.

Claim 6

A semiconductor memory device comprising a memory cell array including a plurality of memory cells arranged in rows and columns, a first terminal for receiving a row strobe having first and second levels, row selection means for selecting a row of said array in response to said second level of said row strobe signal, a second terminal for receiving a column strobe signal having third and fourth levels, column decode means for operatively selecting one of said columns in response to said fourth level of said column strobe signal during a period when said row strobe signal is at said second level, shift signal generating means for generating a shift signal every time said column strobe signal changes from said third level to said fourth level when said row strobe signal is maintained at said second level after selection of said column by said column decode means, and shift register means coupled to said column decode means and having a plurality of shift stages, an output signal of each of said shift stages being adapted to select a corresponding one of said columns when it is energized, said shift register shifting the column location selected by said column decode means in response to said shift signal.

Claim 7

The memory device according to claim 4, further comprising a common data line, and a plurality of transfer gates each coupled between the corresponding one of said columns and said common data line.

Claim 8

The memory device according to claim 4, in which said shift signal generating means includes a first gate receiving said row strobe signal, and a second gate receiving said column strobe signal and a signal from said first gate.

Claim 9

The memory device according to claim 4, further comprising a plurality of sense amplifiers each for a corresponding one of said columns.

Claim 10

A memory device comprising a memory cell array including a plurality of memory cells arranged in rows and columns, a first terminal for receiving a row strobe signal, a second terminal for receiving a column strobe signal, first means for incorporating row address information in response to an active level of said row strobe signal, second means for incorporating column address information in response to an active level of said column strobe signal, row selecting means for selecting one of said rows based on the incorporated row address information, a first number of first bus lines, said first number being smaller than the number of said columns and larger than 1, first column selection means responsive to a first part of said column address information for selecting said first number of columns out of said columns to be connected to said first number of first bus lines, a second bus line, second column selection means for selecting one of said first number of columns to be connected to said second bus lines, said second column selection means including shift register means, decode means coupled to said shift register means for setting an output stage of said shift register in response to a second part of said column address information, and control means for controlling shift operation of said shift register means.

Claim 11

A memory device comprising a memory cell array including a plurality of memory cells arranged in rows and columns, a first terminal for receiving a row strobe signal, a second terminal for receiving a column strobe signal, first means for incorporating row address information in response to an active level of said row strobe signal, second means for incorporating column address information in response to an active level of said column strobe signal, row selecting means for selecting one of said rows based on the incorporated row address information, a first number of first bus lines, said first number being smaller than the number of said columns and larger than 1, first column selection means responsive to a first part of said column address information for selecting said first number of columns out of said columns to be connected to said first number of first bus lines, a second bus line, second column selection means for selecting one of said first number of columns to be connected to said second bus lines, said second column selection means including shift register means, decode means coupled to said shift register means for setting an output stage of said shift register in response to a second part of said column address information, and control means for controlling shift operation of said shift register means.

Claim 12

The memory device according to claim 8, in which said control means includes means for generating a shift signal for said shift register means every time said column strobe signal changes from an inactive level to an active level during a period when said row strobe signal is in said active level after said column address information is incorporated.

Claim 13

A memory device comprising a memory cell array including a plurality of memory cells arranged in rows and columns, a first terminal for receiving a row strobe signal, first means for selecting one of said rows under control of said row strobe signal, a second terminal for receiving a column strobe signal, second means for incorporating column address information in response to an active level of said column strobe signal, a first number of first data lines, first column selection means for selecting said first number of columns to be connected to said first data lines from said columns in response to a first part of said column address information, and a second data line, second column selection means for selecting one to be electrically connected to said second data line from said first number of first data lines, said second column selection means including shift register means whose output is used to select said first number of first data lines, decode means for setting an output state of said shift register means in response to a second part of said column address information, shift signal generating means for generating a shift clock every time when said column strobe signal becomes an inactive level under the state that said row strobe signal is in said active level, and means for supplying said shift register means with said shift signal.

Claim 14

A memory device comprising a memory cell array including a plurality of memory cells arranged in rows and columns, a first terminal for receiving a row strobe signal, first means for selecting one of said rows under control of said row strobe signal, a second terminal for receiving a column strobe signal, second means for incorporating column address information in response to an active level of said column strobe signal, a first number of first data lines, first column selection means for selecting said first number of columns to be connected to said first data lines from said columns in response to a first part of said column address information, and a second data line, second column selection means for selecting one to be electrically connected to said second data line from said first number of first data lines, said second column selection means including shift register means whose output is used to select said first number of first data lines, decode means for setting an output state of said shift register means in response to a second part of said column address information, shift signal generating means for generating a shift clock every time when said column strobe signal becomes an inactive level under the state that said row strobe signal is in said active level, and means for supplying said shift register means with said shift signal.

Claim 15

The memory device according to claim 10, further comprising a first number of transfer gates each coupled between the corresponding one of said first data lines and said second data line.