← Back to Patent Explorer
US3930239A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated memory

Assignee: US Philips Corp
•
Filing: 1974-07-05
•
Granted: 1975-12-30
•
Expires: 1994-07-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Integrated solid-state memory in the form of an array, including row selection members, matching amplifiers and bit selection members which are fabricated on the same integrated circuit. The bit selection members include a shift register which, under the control of a selection instruction and a clock signal, sequentially selects a sequence of at least one bit location within a selected array row, the first bit location of the sequence being adapted to be set at random.

Inventors

  • 👤 Roelof Herman Willem Salters
  • 👤 Lieuwe Boonstra
  • 👤 Cornelis Willem Lambrechtse

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 09:15
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/04

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 137 words
An integrated solid-state memory, comprising a memory array for storing information in memory locations defined by rows and columns; row selection members for selecting a row of said array under control of a first selection instruction signal; a matching amplifier operatively associated with each of said columns; switching means for outputting selected information to an information transfer line; bit selection means, comprising bit selection members for selecting a bit location within an array row under control of a second selection instruction signal, and a shift register connected between said switching means and said bit selection members, said shift register being settable by said second selection instruction signal to a predetermined bit address; and instruction signal input terminals for supplying to both said row selection members and said bit selection members said first and second selection instruction signals.
Claim 2
Dependent Claim 137 words
An integrated solid-state memory, comprising a memory array for storing information in memory locations defined by rows and columns; row selection members for selecting a row of said array under control of a first selection instruction signal; a matching amplifier operatively associated with each of said columns; switching means for outputting selected information to an information transfer line; bit selection means, comprising bit selection members for selecting a bit location within an array row under control of a second selection instruction signal, and a shift register connected between said switching means and said bit selection members, said shift register being settable by said second selection instruction signal to a predetermined bit address; and instruction signal input terminals for supplying to both said row selection members and said bit selection members said first and second selection instruction signals.
Claim 3
Dependent Claim 24 words
A memory as defined in claim 1, wherein said first and second selection instruction signals are consecutively applied to said instruction signal input terminals.
Claim 4
Dependent Claim 20 words
A memory as defined in claim 1, wherein said shift register is an integrated circuit fabricated together with the memory.
Claim 5
Dependent Claim 35 words
A memory as defined in claim 1, further comprising means for applying a clock signal to said shift register for activating said switching means for selecting a sequence of bit locations within an array row.
Claim 6
Dependent Claim 34 words
A memory as defined in claim 1, further comprising means for applying a control signal to said bit selection members for activating said bit selection members after said row selection members have been activated.

References Cited (Backward Citations)

US3504352A Cited
US3681763A Cited
US3771145A Cited
US3771145B1 Cited
US3778784A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-12-29 1979-06-30 1979-12-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-12-29 1983-06-30 1983-12-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-12-29 1987-06-30 1987-12-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag