§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4427949A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal intercepting circuit

Assignee: Toshiba Corp
•
Filing: 1981-08-04
•
Granted: 1984-01-24
•
Expires: 2001-08-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The muting circuit of the present invention comprises a first and second differential amplifier. The first differential amplifier comprises first and second transistors. The base electrode of the first transistor receives an input signal. The second differential amplifier comprises third and fourth transistors. The collector electrode of the third transistor is connected to the collector electrode of the second transistor, while the collector electrode of the fourth transistor is connected to the collector electrode of the first transistor. A switching circuit, receiving an intercepting signal, is coupled to the first and second differential amplifier. In the absence of an intercepting signal, the switching circuit causes the conduction of the first differential amplifier, and while cutting off the second differential amplifier. Upon receiving an intercepting signal, the switching circuit cuts off the first differential amplifier while it causes the conduction of second differential amplifier. Furthermore, the switching circuit causes the simultaneous conduction of the first and second differential amplifiers during a rising time and falling time of the intercepting signal. A D.C. fluctuation in the output voltage is produced during the time one amplifier is being activated while the other is being cut off. The simultaneous operation of both differential circuits prevents D.C. fluctuations in input voltage supplied to an output transistor. Consequently, the D.C. output potential of an output amplifier does not substantially fluctuate irrespective of the intercepting operation.

Inventors

  • 👤 Hiroyasu Yamaguchi
  • 👤 Yasuhiro Kodera

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 10:28
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/34; H03G11/00; H03G11/08

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 195 words
A signal intercepting circuit for receiving an intercepting signal having a rising edge and a falling edge, said rising edge occurring during a rising time period and said falling edge occurring during a falling time period, comprising: a first differential amplifier comprising first and second transistors, the base electrode of said first transistor receiving an input signal; a second differential amplifier comprising third and fourth transistors, the collector electrode of said third transistor being connected to the collector electrode of said second transistor, and the collector electrode of said fourth transistor being connected to the collector electrode of said first transistor; switching means coupled to said first and second differential amplifier and responsive to said intercepting signal, for switching off said first differential amplifier and switching on said second differential amplifier, said switching means comprising sensing means for sensing the absence of said intercepting signal and switching on said first differential amplifier and switching off said second differential amplifier, said switching means further comprising means for simultaneously switching on said first and second differential amplifiers during said rising time period and said falling time period; and, an output terminal coupled to said first differential amplifier.
Claim 2
Dependent Claim 195 words
A signal intercepting circuit for receiving an intercepting signal having a rising edge and a falling edge, said rising edge occurring during a rising time period and said falling edge occurring during a falling time period, comprising: a first differential amplifier comprising first and second transistors, the base electrode of said first transistor receiving an input signal; a second differential amplifier comprising third and fourth transistors, the collector electrode of said third transistor being connected to the collector electrode of said second transistor, and the collector electrode of said fourth transistor being connected to the collector electrode of said first transistor; switching means coupled to said first and second differential amplifier and responsive to said intercepting signal, for switching off said first differential amplifier and switching on said second differential amplifier, said switching means comprising sensing means for sensing the absence of said intercepting signal and switching on said first differential amplifier and switching off said second differential amplifier, said switching means further comprising means for simultaneously switching on said first and second differential amplifiers during said rising time period and said falling time period; and, an output terminal coupled to said first differential amplifier.
Claim 3
Dependent Claim 44 words
The signal intercepting circuit of claim 1 further comprising: a first constant current source circuit coupled to the emitter electrodes of said first and second transistors; and, a second constant current source circuit coupled to the emitter electrodes of said third and fourth transistors.
Claim 4
Dependent Claim 86 words
The signal intercepting circuit of claim 2 wherein said switching means comprises current supply means coupled to said sensing means for supplying a constant current to the emitter electrodes of said third and fourth transistors during the absence of said intercepting signal, to the emitter electrodes of said first and second transistors during the presence of said intercepting signal, and, to the emitter electrodes of said first, second, third and fourth transistors during said rising time period and said falling time period of said intercepting signal.

References Cited (Backward Citations)

US3875522A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-01-23 1987-07-25 1988-01-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-01-23 1991-07-25 1992-01-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-01-23 1995-07-25 1996-01-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag