Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
156 words
A time division multiplex channel redistribution device having n input paths and n output paths for connection in n interstage links of a multi-stage telecommunication switching network which handles time division multiplexed communication paths and uses digital switching modules, wherein the device comprises n multiplexors (MUX1-MUX8) each having one output and n inputs (A-H), each multiplexor providing one discrete output path (1-8) for the device and wherein each input path (1-8) is connected to a respective input of each multiplexor, said multiplexors being adapted to be controlled to connect a selected input path to a corresponding output path in accordance with address information fed to the multiplexors from a cyclic address generator (CAG) in the device, said cyclic address generator being pre-programmed with a fixed channel allocation address pattern arranged such that the channels on each input path are distributed equally over the output paths without changing the position of the channels within a multiplexed frame.
Claim 2
Dependent Claim
156 words
A time division multiplex channel redistribution device having n input paths and n output paths for connection in n interstage links of a multi-stage telecommunication switching network which handles time division multiplexed communication paths and uses digital switching modules, wherein the device comprises n multiplexors (MUX1-MUX8) each having one output and n inputs (A-H), each multiplexor providing one discrete output path (1-8) for the device and wherein each input path (1-8) is connected to a respective input of each multiplexor, said multiplexors being adapted to be controlled to connect a selected input path to a corresponding output path in accordance with address information fed to the multiplexors from a cyclic address generator (CAG) in the device, said cyclic address generator being pre-programmed with a fixed channel allocation address pattern arranged such that the channels on each input path are distributed equally over the output paths without changing the position of the channels within a multiplexed frame.
Claim 3
Dependent Claim
18 words
A device according to claim 1 in which the multiplexors include time alignment elements on all input paths.
Claim 4
Dependent Claim
26 words
A device according to claim 2 in which the time alignment elements are arranged to align the incoming data using both bit and frame clock signals.
Claim 5
Dependent Claim
34 words
A device according to claim 3 in which the frame and bit clock signals are fed from an exchange clock generating circuit by way of separate control inputs for both receive and transmit clocks.
Claim 6
Dependent Claim
40 words
A telecommunications switching network comprising 4n+1 total switching stages where n is greater than zero, said stages being arranged to have alternate switching stages using the digital switching modules and time division multiplex channel redistribution devices according to claim 1.
Claim 7
Dependent Claim
132 words
A time division multiplex channel redistribution device having n input paths and n output paths for connection in n interstage links of a multi-stage telecommunication switching network which handles time division multiplexed communication paths and uses digital switching modules, wherein the device comprises n multiplexors each having one output and n inputs (A-H), each said multiplexor providing one discrete output path (1-8) for the device and wherein each input device (1-8) is connected to a respective input of each multiplexor, said multiplexors being adapted to be controlled to connect a selected input path to a corresponding output path in accordance with address information fed to the multiplexors from a cyclic address generator (CAG) in the device, said cyclic address generator being pre-programmed with one of a number of selectable channel allocation patterns.
Claim 8
Dependent Claim
132 words
A time division multiplex channel redistribution device having n input paths and n output paths for connection in n interstage links of a multi-stage telecommunication switching network which handles time division multiplexed communication paths and uses digital switching modules, wherein the device comprises n multiplexors each having one output and n inputs (A-H), each said multiplexor providing one discrete output path (1-8) for the device and wherein each input device (1-8) is connected to a respective input of each multiplexor, said multiplexors being adapted to be controlled to connect a selected input path to a corresponding output path in accordance with address information fed to the multiplexors from a cyclic address generator (CAG) in the device, said cyclic address generator being pre-programmed with one of a number of selectable channel allocation patterns.
Claim 9
Dependent Claim
31 words
A device according to claim 6 in which one of the selectable patterns is arranged to provide full availability between the input and output paths to provide an n×n space switch.
Claim 10
Dependent Claim
46 words
A device according to claim 6 in which one of the selectable patterns segregates the input and output paths into two corresponding groups and is arranged to provide full availability between the input and output paths of a group to provide two separate n/2×n/2 space switches.
Claim 11
Dependent Claim
46 words
A device according to claim 6 in which a one of the selectable patterns segregates the input and output paths into four groups and is arranged to provide full availability between the input and output paths of a group to provide four separate n/4×n/4 space switches.
Claim 12
Dependent Claim
43 words
A device according to claim 6 in which an alternative one of the selectable patterns segregates the input and output paths so that there is dedicated connection between corresponding input and output paths on an exclusive basis to provide eight 1×1 space switches.