Patent US4416708A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4416708A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacture of high speed, high power bipolar transistor

Assignee: Infineon Technologies Americas Corp
•
Filing: 1982-01-15
•
Granted: 1983-11-22
•
Expires: 2002-01-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high speed, high power bipolar transistor has a planar emitter structure having a central area and outer peripheral areas. The doping concentration in the central area is reduced as compared to that of the outer areas to reduce the injection efficiency at the central area of the emitter region. A low doped region of conductivity type opposite to that of the emitter surrounds the emitter area and can fully deplete to spread out the field to permit high voltage breakdown for the device. A novel process of manufacture is used wherein the doping concentration across the emitter area is controlled by diffusing the emitter through a pattern of elongated or rectangular or other cross-section masking islands which have closer spacing in the center of the emitter region to produce a lower average doping concentration in the center of the emitter than in the outer peripheral regions of the emitter.

Inventors

  • 👤 Edgar Abdoulin
  • 👤 Alexander Lidow

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 15:15
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/102; H10D62/103; H10D62/105; H10D62/13; H10D62/133; H10P; H10P76/00; H10P76/40; H10P76/408; Y; Y10; Y10S; Y10S438/00; Y10S438/965

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 166 words
The process of manufacture of a high speed, high power transistor comprising the steps of: forming a thin semiconductor body having flat, parallel first and second surfaces; forming a relatively highly doped base region of one of the conductivity types in said first surface of said semiconductor body; said base region occupying a first area over said first surface and having a first depth beneath said first surface; forming a diffusion mask over the exposed surface area of said base region; said mask including a plurality of spaced mask islands which are closely spaced to one another in laterally central areas of said base region and define a relatively large peripheral open-mask area which at least partly encloses said base region first area; and diffusing a planar emitter region of the other of the conductivity types through said mask; the average doping concentration of said emitter region beneath said closely spaced islands being lower than the average doping concentration beneath said relatively large peripheral open-mask area.
Claim 2
Dependent Claim 166 words
The process of manufacture of a high speed, high power transistor comprising the steps of: forming a thin semiconductor body having flat, parallel first and second surfaces; forming a relatively highly doped base region of one of the conductivity types in said first surface of said semiconductor body; said base region occupying a first area over said first surface and having a first depth beneath said first surface; forming a diffusion mask over the exposed surface area of said base region; said mask including a plurality of spaced mask islands which are closely spaced to one another in laterally central areas of said base region and define a relatively large peripheral open-mask area which at least partly encloses said base region first area; and diffusing a planar emitter region of the other of the conductivity types through said mask; the average doping concentration of said emitter region beneath said closely spaced islands being lower than the average doping concentration beneath said relatively large peripheral open-mask area.
Claim 3
Dependent Claim 25 words
The process of claim 1 wherein said base region is of the P type conductivity and said emitter region is of the N type conductivity.
Claim 4
Dependent Claim 15 words
The process of claim 1 wherein said spaced mask islands are parallel, spaced, elongated stripes.
Claim 5
Dependent Claim 14 words
The process of claim 1 wherein said spaced mask islands are discrete, square regions.
Claim 6
Dependent Claim 32 words
The process of claim 1 wherein said closely spaced mask islands have a width which is less than approximately twice the diffusion depth of said emitter region beneath said closely spaced islands.
Claim 7
Dependent Claim 27 words
The process of claim 1 wherein said large peripheral open-mask area has a width of at least about twice the distance between said closely spaced mask islands.
Claim 8
Dependent Claim 44 words
The process of claim 1 wherein a shallow, lightly doped region of said first conductivity type is formed in said first surface prior to the formation therein of said base region; said lightly doped region extending laterally beyond said surface of said base region.
Claim 9
Dependent Claim 19 words
The process of claim 2, 5, 6 or 7 wherein said spaced mask islands are parallel, spaced elongated stripes.
Claim 10
Dependent Claim 18 words
The process of claim 2, 5, 6 or 7 wherein said spaced mask islands are discrete, square regions.
Claim 11
Dependent Claim 42 words
The process of claim 6 wherein a shallow, lightly doped region of said one conductivity type is formed in said first surface prior to the formation therein of said base region; said lightly doped region extending laterally beyond said base region area.
Claim 12
Dependent Claim 58 words
The process of claim 1 which further includes the steps of stripping said mask from at least first and second regions of said first surface and overlying said emitter region and portions of the base region which were masked to prevent emitter diffusion therein respectively, and applying emitter and base contacts to said base and emitter regions respectively.

References Cited (Backward Citations)

US3807038A Cited
US3839104A Cited
US3976512A Cited
US4115797A Cited
US4293868A Cited
US4263066A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-11-21 1987-05-23 1987-11-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-11-21 1991-05-23 1991-11-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-11-21 1995-05-23 1995-11-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag