Patent US4413338A successfully refreshed from Google Patents.
US4413338A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Communication system for interconnecting a plurality of asynchronous data processing terminals
Assignee: Individual
•
Filing: 1981-03-16
•
Granted: 1983-11-01
•
Expires: 2001-03-16
Abstract
Abstract A communications system interconnects a number of asynchronous data processing terminals, operating at different speeds among themselves, with a high speed switching or communication network. The system uses as a time multiplexed loop linking terminals which are later duplicated for security reasons. The number of terminals that may be hooked up may exceed that which would be provided if all terminals were to be active simultaneously. For this purpose, a signalling or watch function is used in the system to monitor the state of each terminal. This function, which assumes the active (busy) or rest (idle) state of the terminals, is based on a low speed search for terminals at rest, on detecting the change in their states and on the time sharing allocation, of the time multiplexed transmission resource among the active terminals according to their needs. The time sharing of the transmission resource is adaptive.
Inventors
- 👤 Roger Renoulin
- 👤 Jean-Yves Le Brun
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 04:46
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/54; H04L12/56; H04L12/50; H04L12/52; H04L12/525
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
328 words
A communication system for connecting to each other a number of asynchronous data processing terminals operating at different speeds, or for connecting the terminals to a high speed switching and communication network, said system comprising a central control circuit means and a plurality of secondary control circuit means, each of said secondary control circuit means being associated with a terminal or a group of terminals, a time division multiplex transmission loop means which transmits a time multiplex of signals in time slots grouped into multiframes of frames of information, a particular time slot of a first frame containing multiframe synchronization information and the corresponding particular time slot in other frames being assigned to provide for an information exchange, counter means in each secondary control circuit means for counting time slots and frame, the outputs of said counter means being coupled to time slot and frame number decoder means, said decoder means having outputs coupled to an AND gate, the output of said AND gate being coupled to the enable input terminals on a first serial-to-parallel converter means, means for applying a time division multiplex of signals to a serial input on said first serial-to-parallel converter means, microprocessor means having an input coupled to parallel outputs of said first serial-to-parallel converter means, an output of said microprocessor means being coupled to the parallel input of a second parallel-to-serial converter means, an enable input of said second parallel-to-serial converter means being coupled to the output of a three input AND gate, the first two inputs of said three input AND gate being respectively coupled to the outputs of the said frame and time slot decoders and the third input of said three input AND gate being coupled to the output of a first flip flop, the output of said three input AND gate being coupled to the multiplex loop means, and the outputs of the time slot and frame number decoders being activated for the duration of said other frames.
Claim 2
Dependent Claim
328 words
A communication system for connecting to each other a number of asynchronous data processing terminals operating at different speeds, or for connecting the terminals to a high speed switching and communication network, said system comprising a central control circuit means and a plurality of secondary control circuit means, each of said secondary control circuit means being associated with a terminal or a group of terminals, a time division multiplex transmission loop means which transmits a time multiplex of signals in time slots grouped into multiframes of frames of information, a particular time slot of a first frame containing multiframe synchronization information and the corresponding particular time slot in other frames being assigned to provide for an information exchange, counter means in each secondary control circuit means for counting time slots and frame, the outputs of said counter means being coupled to time slot and frame number decoder means, said decoder means having outputs coupled to an AND gate, the output of said AND gate being coupled to the enable input terminals on a first serial-to-parallel converter means, means for applying a time division multiplex of signals to a serial input on said first serial-to-parallel converter means, microprocessor means having an input coupled to parallel outputs of said first serial-to-parallel converter means, an output of said microprocessor means being coupled to the parallel input of a second parallel-to-serial converter means, an enable input of said second parallel-to-serial converter means being coupled to the output of a three input AND gate, the first two inputs of said three input AND gate being respectively coupled to the outputs of the said frame and time slot decoders and the third input of said three input AND gate being coupled to the output of a first flip flop, the output of said three input AND gate being coupled to the multiplex loop means, and the outputs of the time slot and frame number decoders being activated for the duration of said other frames.
Claim 3
Dependent Claim
267 words
The system in accordance with claim 1, wherein there are a plurality of said microprocessor means, each microprocessor mean shaving one output coupled to a bus linking it with a receive channel register means, a receive frame register means, a transmission channel register means, and a transmission frame register means, said four register means being respectively coupled to first inputs of four individually associated comparator means, channel counter means having outputs respectively coupled to second inputs of the first and third of said comparator means, frame counter means having outputs respectively coupled to the second inputs of the second and fourth of said comparator means, another three input AND gate, the outputs of the first and second comparator means being coupled to two inputs of said other third three input AND gate, the third input of said third gate being coupled to a control output of the microprocessor means, the output of the microprocessor means being coupled to an enable input of a third serial-to-parallel converter means, said third serial-to-parallel converter means having an input coupled to receive the multiplex signals and having an output which is coupled to a terminal associated with one of said secondary control circuit means, the outputs of the third and fourth of said comparator means being coupled to two inputs of a further three input AND gate having a third input coupled to the control output of the microprocessor means, and the output of said further three input AND gate being coupled to an enable input of a fourth parallel-to-serial converter means having an output coupled to the multiplex transmission loop.
Claim 4
Dependent Claim
73 words
The system in accordance with claim 2, wherein each secondary control circuit means comprises a plurality groups of four register means, each of said groups of register means comprising a receive channel register means, a receive frame register means, a transmission channel register means, and a transmission frame register means, and groups of comparator means, each of said groups of comparator means comprising a first, a second, a third and a fourth comparator.
Claim 5
Dependent Claim
22 words
The system in accordance with claim 2 or 3, wherein at least one of the secondary control circuit means includes a telephone.
References Cited (Backward Citations)
US3796835A
Cited
DE2205260C3
Cited
US3749845A
Cited
US3790717A
Cited
FR2277487B1
Cited
FR2331221B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-10-31 | 1987-05-02 | 1987-11-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-10-31 | 1991-05-02 | 1991-11-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-10-31 | 1995-05-02 | 1995-11-01 | $7700.00 | Window Closed / Lapsed |