← Back to Patent Explorer
US4409561A Expired / Lapsed US ⏱️ 0.0 years remaining

Operational amplifier output stage driven by a single ended gain stage

Assignee: Motorola Solutions Inc
•
Filing: 1981-04-13
•
Granted: 1983-10-11
•
Expires: 2001-04-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In an operational amplifier, the output of the differential first stage is applied directly to the base electrode of a voltage gain transistor which in turn drives the remainder of the operational amplifier output stage. A pair of junction field-effect-transistors in conjunction with a diode and a current mirror circuit are employed to set the quiescent voltage at the circuit output. Both pull-up and pull-down transistors are employed to achieve the correct output in response to an input at the base of the voltage gain transistor.

Inventors

  • 👤 Stuart B. Shacter

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 16:06
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/50; H03F3/505; H03F3/30; H03F3/3001; H03F3/3044; H03F3/34; H03F3/343; H03F3/345; H03F3/3455

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 287 words
In an operational amplifier of the type which includes a differential first state, an output circuit having an intput and an output, comprising: a voltage gain transistor having a base electrode coupled to the output of said differential first stage, an emitter adapted to be coupled to a first source of supply voltage, and having a collector; a current source coupled to the collector of said voltage gain transistor and adapted to be coupled to a second source of supply voltage; first means coupled to said collector of said voltage gain transistor and to said output and responsive to current flowing from said current source for establishing a quiescent voltage at said output, said first means including: diode means coupled between said current source and the collector of said voltage gain transistor; a first junction field effect transistor having gate and source electrodes coupled to the collector of said voltage gain transistor and having a drain electrode; a second junction field effect transistor having a gate electrode coupled to the collector of said voltage gain transistor, a source electrode coupled to said output and a drain electrode; and current mirror means coupled between the drain electrode of said first junction field effect transistor and a drain electrode of said second junction field effect transistor; voltage pull-up means coupled between said current source and said output for producing a first output voltage at said output when a first input voltage appears on said base electrode of said voltage gain transistor; and voltage pull-down means coupled to said output and to said first means for producing a second output voltage at said output when a second input voltage is applied to the base electrode of said voltage gain transistor.
Claim 2
Dependent Claim 287 words
In an operational amplifier of the type which includes a differential first state, an output circuit having an intput and an output, comprising: a voltage gain transistor having a base electrode coupled to the output of said differential first stage, an emitter adapted to be coupled to a first source of supply voltage, and having a collector; a current source coupled to the collector of said voltage gain transistor and adapted to be coupled to a second source of supply voltage; first means coupled to said collector of said voltage gain transistor and to said output and responsive to current flowing from said current source for establishing a quiescent voltage at said output, said first means including: diode means coupled between said current source and the collector of said voltage gain transistor; a first junction field effect transistor having gate and source electrodes coupled to the collector of said voltage gain transistor and having a drain electrode; a second junction field effect transistor having a gate electrode coupled to the collector of said voltage gain transistor, a source electrode coupled to said output and a drain electrode; and current mirror means coupled between the drain electrode of said first junction field effect transistor and a drain electrode of said second junction field effect transistor; voltage pull-up means coupled between said current source and said output for producing a first output voltage at said output when a first input voltage appears on said base electrode of said voltage gain transistor; and voltage pull-down means coupled to said output and to said first means for producing a second output voltage at said output when a second input voltage is applied to the base electrode of said voltage gain transistor.
Claim 3
Dependent Claim 50 words
An output circuit according to claim 1 wherein said voltage pull-up means comprises first transistor having a base coupled between said current source and the anode of said diode means, an emitter coupled to said output and a collector adapted to be coupled to said second source of supply voltage.
Claim 4
Dependent Claim 83 words
An output circuit according to claim 2 wherein said voltage pull-down means comprises: a second transistor having a base coupled to the drain of said second junction field-effect-transistor, a collector coupled to said output and an emitter adapted to be coupled to said first source of supply voltage; and a third transistor having a base coupled to the emitter of said second transistor, a collector coupled to said output and an emitter adapted to be coupled to said first source of supply voltage.
Claim 5
Dependent Claim 22 words
An output circuit according to claim 3 further including impedance means coupled between the base and emitter electrodes of said third transistor.
Claim 6
Dependent Claim 17 words
An output circuit according to claim 4 wherein said first, second and third transistors are NPN transistors.

References Cited (Backward Citations)

US4336504A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-10-10 1987-04-11 1987-10-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-10-10 1991-04-11 1991-10-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-10-10 1995-04-11 1995-10-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag