US4336504A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Push-pull output circuit
Assignee: Hitachi Ltd
•
Filing: 1980-04-21
•
Granted: 1982-06-22
•
Expires: 2000-04-21
Abstract
Abstract A push-pull output circuit which is capable of producing a relatively-high maximum output voltage without the use of a bootstrap capacitor provides positive and negative half cycle output circuits which are constructed as inverted Darlington output circuits to which current mirror circuits and level shifting elements are coupled. As a result, the distortion factor of an open loop characteristic in the push-pull output circuit is improved.
Inventors
- 👤 Kunio Seki
- 👤 Norihisa Katoh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 21:46
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/30; H03F3/3069; H03F3/3083; H03F3/3086; H03F3/3088
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
215 words
A push-pull output circuit comprising: (a) a first transistor group having at least a portion thereof connected between a first operating potential point and an output terminal and including first transistor of a first conductivity type and second transistor of a second conductivity type which are connected in inverted Darlington configuration; (b) a second transistor group having at least a portion thereof connected between said output terminal and a second operating potential point and including third transistor of said first conductivity type and fourth transistor of said second conductivity type which are connected in inverted Darlington configuration, the base of said third transistor receiving an input signal; (c) a first level shifting circuit having one terminal thereof connected to receive said input signal; (d) a current mirror circuit including two transistors of said second conductivity type, the emitters of said two transistors being connected together, the input terminal and the output terminal of said current mirror circuit being connected to another terminal of said first level shifting circuit and the base of said first transistor of said first transistor group, respectively; and (e) a second level shifting circuit connected between the commonly connected emitters of said two transistors of said current mirror circuit and the base of said second transistor of said first transistor group.
Claim 2
Dependent Claim
215 words
A push-pull output circuit comprising: (a) a first transistor group having at least a portion thereof connected between a first operating potential point and an output terminal and including first transistor of a first conductivity type and second transistor of a second conductivity type which are connected in inverted Darlington configuration; (b) a second transistor group having at least a portion thereof connected between said output terminal and a second operating potential point and including third transistor of said first conductivity type and fourth transistor of said second conductivity type which are connected in inverted Darlington configuration, the base of said third transistor receiving an input signal; (c) a first level shifting circuit having one terminal thereof connected to receive said input signal; (d) a current mirror circuit including two transistors of said second conductivity type, the emitters of said two transistors being connected together, the input terminal and the output terminal of said current mirror circuit being connected to another terminal of said first level shifting circuit and the base of said first transistor of said first transistor group, respectively; and (e) a second level shifting circuit connected between the commonly connected emitters of said two transistors of said current mirror circuit and the base of said second transistor of said first transistor group.
Claim 3
Dependent Claim
36 words
A push-pull output circuit according to claim 1, wherein said first and third transistors of said first conductivity type are PNP transistors, and said second and fourth transistors of said second conductivity type are NPN transistors.
Claim 4
Dependent Claim
33 words
A push-pull output circuit according to claim 2, wherein said PNP transistors and said NPN transistors are constructed in lateral transistor structure and vertical transistor structure, respectively, of a monolithic semiconductor integrated circuit.
Claim 5
Dependent Claim
60 words
A push-pull output circuit according to claim 1 further comprising (f) a fifth transistor of said second conductivity type, (g) means for applying said input signal to the base of said third transistor through the emitter-collector path of said fifth transistor, and (h) a third level shifting circuit connected between said output terminal and the base of said fifth transistor.
Claim 6
Dependent Claim
136 words
A push-pull output circuit according to claim 4, wherein said means for applying said input signal to the base of said third transistor comprises a class A amplifying transistor having the collector thereof connected to said one terminal of said first level shifting circuit and to the emitter of said fifth transistor, and further comprising (i) a first constant current circuit connected between said other terminal of said first level shifting circuit and said first operating voltage point for acting as a load to said class A amplifying transistor, (j) a second constant current circuit connected between the commonly connected emitters of said two transistors of said current mirror circuit and said second operating potential point, and (k) a third constant current circuit connected between said first operating potential point and said third level shifting circuit.
Claim 7
Dependent Claim
108 words
A push-pull output circuit according to claim 5 further comprising (1) a preamplifier having an input terminal, a negative feedback terminal and an output terminal for driving the base of said class A amplifying transistor, (m) a negative feedback network arranged between said output terminal of said push-pull output circuit and said negative feedback terminal of said preamplifier, (n) an output coupling capacitor having one terminal thereof connected to said output terminal of said push-pull output circuit, (o) a speaker load connected between the other terminal of said output coupling capacitor and said second operating potential point, and (p) an oscillation preventing network connected across said speaker load.
Claim 8
Dependent Claim
59 words
A push-pull output circuit according to claims 1, 2, 3, 4, 5 or 6, wherein the emitter sizes of said two transistors of said current mirror circuit are substantially equal, the current amplification factors of said first and said third transistors are substantially equal, and the current amplification factors of said second and said fourth transistors are substantially equal.
References Cited (Backward Citations)
US4145666A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-06-21 | 1985-12-21 | 1986-06-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-06-21 | 1989-12-21 | 1990-06-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-06-21 | 1993-12-21 | 1994-06-22 | $7700.00 | Window Closed / Lapsed |