Patent US4403196A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4403196A Expired / Lapsed US ⏱️ 0.0 years remaining

Pulse width modulated power amplifier with differential connecting line voltage drop comparators

Assignee: United States Department of the Air Force
•
Filing: 1981-04-22
•
Granted: 1983-09-06
•
Expires: 2001-04-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The adverse effects of the impedance of long varying impedance connecting lines used in pulse width modulated power amplifier are eliminated by means of a dual input differential amplifier that senses the line voltage drops in the connecting lines and combines them into a line voltage drop compensation signal that is applied across the power amplifier inputs. This line voltage drop compensation signal raises the output of the power amplifier by the amounts needed to null out the line voltage drops.

Inventors

  • 👤 Paul E. Grandmont

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 13:57
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/20; H03F3/21; H03F3/217; H03F3/45; H03F3/45071; H03F3/45479

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 165 words
In a pulse width modulated power amplifier circuit having a power amplifier with positive and negative inputs and first and second outputs, said inputs connected to a grounded power source, filter means connected to said first and second power amplifier outputs, a first connecting line having a line resistance R 1 and a second connecting line having a line resistance R 2 each connected between said filter means and an output terminal, and a power amplifier feedback having a feedback resistor connected between an output of said filter means and the negative power amplifier input, the improvement residing in a connecting line voltage drop compensator, said connecting line voltage drop compensator comprising: dual input differential amplifier means having inputs sensing the line voltage drop across resistor R 1 of said first connecting line, and inputs sensing the line voltage drop across resistance R 2 of said second connecting line, the output of said differential amplifier means being applied across the inputs of said power amplifier.
Claim 2
Dependent Claim 165 words
In a pulse width modulated power amplifier circuit having a power amplifier with positive and negative inputs and first and second outputs, said inputs connected to a grounded power source, filter means connected to said first and second power amplifier outputs, a first connecting line having a line resistance R 1 and a second connecting line having a line resistance R 2 each connected between said filter means and an output terminal, and a power amplifier feedback having a feedback resistor connected between an output of said filter means and the negative power amplifier input, the improvement residing in a connecting line voltage drop compensator, said connecting line voltage drop compensator comprising: dual input differential amplifier means having inputs sensing the line voltage drop across resistor R 1 of said first connecting line, and inputs sensing the line voltage drop across resistance R 2 of said second connecting line, the output of said differential amplifier means being applied across the inputs of said power amplifier.
Claim 3
Dependent Claim 177 words
In a pulse width modulated power amplifier, a connecting line voltage drop compensator as defined in claim 1 wherein said differential amplifier means comprises: a differential amplifier having a positive input and a negative input and an output, a first resistor connected between the differential amplifier negative input and the filter end of said first connecting line, a second resistor connected between the differential amplifier positive input and the output terminal end of said first connecting line, a third resistor connected between the differential amplifier negative input and the output end of said second connecting line, a fourth resistor connected between the differential amplifier positive input and the filter end of said second connecting line, a fifth resistor connected between the differential amplifier positive input and ground, a sixth resistor connected between the differential amplifier negative input and the differential amplifier output, a seventh resistor connected between the differential amplifier output and the power amplifier negative input, and eighth and ninth resistors connected between the grounded side of said power source and the power amplifier positive input.
Claim 4
Dependent Claim 49 words
In a pulse width modulated power amplifier, a connecting line voltage drop compensator as defined in claim 2 wherein said first, second, third, fourth, fifth and sixth resistors are equal, said seventh and ninth resistors are equal and said eight resistor and said power amplifier feedback resistors are equal.
Claim 5
Dependent Claim 356 words
A pulse width modulated power amplifier circuit comprising a power amplifier having a positive input and negative input and first and second outputs, a power supply, the negative input of said power amplifier connected to said power supply through a first resistor and the positive input of said power amplifier connected to said power supply and ground through a second resistor, third and fourth resistors connected in parallel with said second resistor, a first capacitor connected between the negative input of said power amplifier and its first output, first and second inductors connected in series to the first output of said power amplifier, first and second output terminals, a first connecting line having a resistance R 1 connected between said second inductor and said first output terminal a second connecting line having a resistance R 2 connected between the second power amplifier output and said second output terminal, a second capacitor connected between the junction of said first and second inductors and said second connecting line, a third capacitor connected between said first and second connecting lines between said second inductor and said output terminals, the junction of said third capacitor and said second connecting line being grounded, a feedback resistor connected between the negative input of said power amplifier and the junction of said third capacitor and said first connecting line, a differential amplifier having a positive input and a negative input and an output, a fifth resistor connected between the differential amplifier negative input and the power amplifier end of said first connecting line, a sixth resistor connected between the differential amplifier positive input and the output terminal end of said first connecting line, a seventh resistor connected between the differential amplifier negative input and the output end of said second connecting line, an eighth resistor connected between the differential amplifier positive input and the filter end of said second connecting line, a ninth resistor connected between the differential amplifier positive input and ground, a tenth resistor connected between the differential amplifier negative input and the differential amplifier output, an eleventh resistor connected between the differential amplifier output and the power amplifier negative input.
Claim 6
Dependent Claim 356 words
A pulse width modulated power amplifier circuit comprising a power amplifier having a positive input and negative input and first and second outputs, a power supply, the negative input of said power amplifier connected to said power supply through a first resistor and the positive input of said power amplifier connected to said power supply and ground through a second resistor, third and fourth resistors connected in parallel with said second resistor, a first capacitor connected between the negative input of said power amplifier and its first output, first and second inductors connected in series to the first output of said power amplifier, first and second output terminals, a first connecting line having a resistance R 1 connected between said second inductor and said first output terminal a second connecting line having a resistance R 2 connected between the second power amplifier output and said second output terminal, a second capacitor connected between the junction of said first and second inductors and said second connecting line, a third capacitor connected between said first and second connecting lines between said second inductor and said output terminals, the junction of said third capacitor and said second connecting line being grounded, a feedback resistor connected between the negative input of said power amplifier and the junction of said third capacitor and said first connecting line, a differential amplifier having a positive input and a negative input and an output, a fifth resistor connected between the differential amplifier negative input and the power amplifier end of said first connecting line, a sixth resistor connected between the differential amplifier positive input and the output terminal end of said first connecting line, a seventh resistor connected between the differential amplifier negative input and the output end of said second connecting line, an eighth resistor connected between the differential amplifier positive input and the filter end of said second connecting line, a ninth resistor connected between the differential amplifier positive input and ground, a tenth resistor connected between the differential amplifier negative input and the differential amplifier output, an eleventh resistor connected between the differential amplifier output and the power amplifier negative input.
Claim 7
Dependent Claim 43 words
A pulse width modulated power amplifier circuit as defined in claim 4 wherein said fifth, sixth, seventh, eighth, ninth and tenth resistors are equal, said fourth and eleventh resistors are equal and said third resistor and said power amplifier feedback resistor are equal.

References Cited (Backward Citations)

US2961597A Cited
US3295052A Cited
US3303412A Cited
US3408559A Cited
US4038593A Cited
US4186437A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-09-05 1987-03-07 1987-09-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-09-05 1991-03-07 1991-09-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-09-05 1995-03-07 1995-09-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag