Patent US4401898A successfully refreshed from Google Patents.
US4401898A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Temperature compensated circuit
Assignee: Motorola Solutions Inc
•
Filing: 1980-09-15
•
Granted: 1983-08-30
•
Expires: 2000-09-15
Abstract
Abstract A temperature-compensated peak detector circuit which includes a diode connected transistor, the base-collector junction of which is connected across an averaging circuit to a second matched transistor in emitter follower configuration. Appropriate resistances are connected to the collector of the diode connected transistor and to the emitter of the other transistor to make equal the collector currents of the two transistors. As a result, the emitters are at approximately equal voltages. Therefore the adjusted peak voltage of the signal always appears at the emitter of the second transistor regardless of changes in ambient temperature.
Inventors
- 👤 Raymond Sommerer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 08:39
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/153; H03K5/1532
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
208 words
A temperature stabilized circuit comprising: (a) circuit means for accepting an input signal; (b) means for establishing a reference voltage comprising a zener diode; (c) a first means for controlling a first current, said first means comprising a first semiconductor, said first semiconductor comprising a plurality of electrodes, said plurality of electrodes being connected in diode configuration, said first means being provided with a reference voltage by said means for establishing a reference voltage, said reference voltage determining a base level of current through said first semiconductor, and said first semiconductor being responsive to a signal from said circuit means; (d) a coupling circuit responsive to a signal from said first semiconductor; (e) second means for controlling a second current to be substantially equal to said first current, said means for controlling second current comprising a second semiconductor, said second semiconductor comprising a plurality of electrodes connected in emitter follower configuration, said second semiconductor having at least one temperature characteristic matched to at least one temperature characteristic of said first semiconductor, and said second semiconductor being coupled to said first semiconductor by said coupling circuit; (f) an output circuit responsive to a signal from said second semiconductor; and (g) means for applying power to the temperature stabilized circuit.
Claim 2
Dependent Claim
208 words
A temperature stabilized circuit comprising: (a) circuit means for accepting an input signal; (b) means for establishing a reference voltage comprising a zener diode; (c) a first means for controlling a first current, said first means comprising a first semiconductor, said first semiconductor comprising a plurality of electrodes, said plurality of electrodes being connected in diode configuration, said first means being provided with a reference voltage by said means for establishing a reference voltage, said reference voltage determining a base level of current through said first semiconductor, and said first semiconductor being responsive to a signal from said circuit means; (d) a coupling circuit responsive to a signal from said first semiconductor; (e) second means for controlling a second current to be substantially equal to said first current, said means for controlling second current comprising a second semiconductor, said second semiconductor comprising a plurality of electrodes connected in emitter follower configuration, said second semiconductor having at least one temperature characteristic matched to at least one temperature characteristic of said first semiconductor, and said second semiconductor being coupled to said first semiconductor by said coupling circuit; (f) an output circuit responsive to a signal from said second semiconductor; and (g) means for applying power to the temperature stabilized circuit.
Claim 3
Dependent Claim
27 words
The circuit according to claim 1 wherein said means for establishing a reference voltage further comprises means for smoothing out fluctuations in said means for applying power.
Claim 4
Dependent Claim
32 words
The circuit according to claim 2 wherein said means for smoothing out fluctuations in said means for applying power comprises a capacitor, said capacitor being connected in parallel with said Zener diode.
Claim 5
Dependent Claim
20 words
The circuit according to claim 1 wherein said coupling circuit comprises means for averaging a signal from said first means.
Claim 6
Dependent Claim
66 words
The circuit according to claim 4 wherein said means for averaging a signal comprises: a resistor, said resistor being connected between at least one of said plurality of electrodes of said first semiconductor and one of said plurality of electrodes of said second semiconductor; and a capacitor connected between said one of said plurality of electrodes of said second semiconductor and said means for applying power.
Claim 7
Dependent Claim
23 words
The circuit according to claim 1 wherein at least said first means and said second means are fabricated on a single semiconductor chip.
Claim 8
Dependent Claim
22 words
The circuit according to claim 1 wherein said output circuit comprises a means for providing at least one automatic gain control signal.
Claim 9
Dependent Claim
61 words
The circuit according to claim 7 wherein said means for providing at least one automatic gain control signal comprises: at least one differential amplifier; and voltage divider means for setting a comparator voltage on said at least one differential amplifier, said voltage divider means being connected between said at least one differential amplifier and said means for establishing a reference voltage.
References Cited (Backward Citations)
US2963659A
Cited
US3328705A
Cited
US3392342A
Cited
US3815037A
Cited
US3742262A
Cited
US3660694A
Cited
US3955108A
Cited
US3862437A
Cited
US3999125A
Cited
US4004462A
Cited
US4088963A
Cited
US4101841A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-08-29 | 1987-02-28 | 1987-08-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-08-29 | 1991-02-28 | 1991-08-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-08-29 | 1995-02-28 | 1995-08-30 | $7700.00 | Window Closed / Lapsed |