Patent US4398190A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4398190A Expired / Lapsed US ⏱️ 0.0 years remaining

Character generator display system

Assignee: Bull HN Information Systems Inc
•
Filing: 1981-02-19
•
Granted: 1983-08-09
•
Expires: 2001-02-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A logic system is provided in a video system for accommodating the display of both video data characters and graphic characters, and the application of visual attributes to such characters whether occurring singularly or in fields.

Inventors

  • 👤 Nicholas R. Long
  • 👤 William E. Peisel
  • 👤 Joseph L. Ryan
  • 👤 John P. Stafford
  • 👤 Richard R. Watkins

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 22:54
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/22; G09G5/30

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 306 words
A video control system for supplying both data characters and graphic characters in conjunction with visual attributes to video drive logic controlling the operation of a CRT video screen in a video terminal system having a timing control system, said video control system comprising: random access memory means for storing character address codes at character-address-code addresses and for storing visual attribute codes, there being a visual-attribute-code address associated with each character-address-code address, each visual attribute code comprising attribute control bits and an attribute-change flag bit; logic memory means responsive to binary address codes issued by said random access memory means for providing binary character codes including, alternatively, both binary data character codes and binary graphic character codes, the binary character codes comprising bits sufficient in number to match that required in a horizontal scan of a data character but not sufficient in number to match that required in a horizontal scan of at least certain graphic characters; video information stream logic means receiving said binary character codes from said logic memory means and responsive to clock control signals generated by said timing control signals for converting said binary character codes to a serial video bit stream to be applied to said video drive logic, and repeating a most significant bit position logic level in said serial video bit stream upon occurrence of a graphic character flag bit in said binary address codes; and visual attribute logic means for receiving visual attribute codes from said random access memory means and responsive to a character clock control signal issued by said timing control system and to said attribute change flag bit for changing and holding a binary visual attribute code and for supplying said binary visual attribute code to said video drive logic until changed in response to an attribute-change flag bit in a subsequent visual attribute code.
Claim 2
Dependent Claim 306 words
A video control system for supplying both data characters and graphic characters in conjunction with visual attributes to video drive logic controlling the operation of a CRT video screen in a video terminal system having a timing control system, said video control system comprising: random access memory means for storing character address codes at character-address-code addresses and for storing visual attribute codes, there being a visual-attribute-code address associated with each character-address-code address, each visual attribute code comprising attribute control bits and an attribute-change flag bit; logic memory means responsive to binary address codes issued by said random access memory means for providing binary character codes including, alternatively, both binary data character codes and binary graphic character codes, the binary character codes comprising bits sufficient in number to match that required in a horizontal scan of a data character but not sufficient in number to match that required in a horizontal scan of at least certain graphic characters; video information stream logic means receiving said binary character codes from said logic memory means and responsive to clock control signals generated by said timing control signals for converting said binary character codes to a serial video bit stream to be applied to said video drive logic, and repeating a most significant bit position logic level in said serial video bit stream upon occurrence of a graphic character flag bit in said binary address codes; and visual attribute logic means for receiving visual attribute codes from said random access memory means and responsive to a character clock control signal issued by said timing control system and to said attribute change flag bit for changing and holding a binary visual attribute code and for supplying said binary visual attribute code to said video drive logic until changed in response to an attribute-change flag bit in a subsequent visual attribute code.
Claim 3
Dependent Claim 341 words
A video control system for supplying both data characters and graphic characters in conjunction with visual attributes to video drive logic controlling the operation of a CRT video screen in a video terminal system having a timing control system, said video control system comprising: random access memory means for storing character address codes at character-address-code addresses and for storing visual attribute codes, there being a visual-attribute-code address associated with each character-address-code address, each visual attribute code comprising attribute control bits and an attribute-change flag bit; read only memory (ROM) character generator means responsive to character address codes received from said random access memory means for supplying binary character codes including, alternatively, both binary data character codes and binary graphic codes, the binary character codes comprising bits sufficient in number to match that required in a horizontal scan of a data character but not sufficient in number to match that required in a horizontal scan of at least certain graphic characters; shift register means responsive to clock control signals generated by said timing control system and in electrical communication with said ROM character generator means for converting said binary character codes into a serial video stream for application to said video drive logic; logic bit detection means sensitive to a graphic character flag bit in said binary address codes and responsive to both a character control signal received from said timing control system and to said clock control signals for repeating a logic level of a most significant bit position of said shift register means in said serial video bit stream to conform a graphic character code format with that of a data character code format; and visual attribute logic means for receiving attribute codes from said random access memory means and responsive to said character control signal and to said attribute change flag bit for changing and holding a binary visual attribute code and for supplying said binary visual attribute code to said video drive logic until changed in response to an attribute-change flag bit in a subsequent visual attribute code.
Claim 4
Dependent Claim 341 words
A video control system for supplying both data characters and graphic characters in conjunction with visual attributes to video drive logic controlling the operation of a CRT video screen in a video terminal system having a timing control system, said video control system comprising: random access memory means for storing character address codes at character-address-code addresses and for storing visual attribute codes, there being a visual-attribute-code address associated with each character-address-code address, each visual attribute code comprising attribute control bits and an attribute-change flag bit; read only memory (ROM) character generator means responsive to character address codes received from said random access memory means for supplying binary character codes including, alternatively, both binary data character codes and binary graphic codes, the binary character codes comprising bits sufficient in number to match that required in a horizontal scan of a data character but not sufficient in number to match that required in a horizontal scan of at least certain graphic characters; shift register means responsive to clock control signals generated by said timing control system and in electrical communication with said ROM character generator means for converting said binary character codes into a serial video stream for application to said video drive logic; logic bit detection means sensitive to a graphic character flag bit in said binary address codes and responsive to both a character control signal received from said timing control system and to said clock control signals for repeating a logic level of a most significant bit position of said shift register means in said serial video bit stream to conform a graphic character code format with that of a data character code format; and visual attribute logic means for receiving attribute codes from said random access memory means and responsive to said character control signal and to said attribute change flag bit for changing and holding a binary visual attribute code and for supplying said binary visual attribute code to said video drive logic until changed in response to an attribute-change flag bit in a subsequent visual attribute code.

References Cited (Backward Citations)

US4297693A Cited
US4204206A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-08-08 1987-02-07 1987-08-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-08-08 1991-02-07 1991-08-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-08-08 1995-02-07 1995-08-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag