Patent US4395722A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4395722A Expired / Lapsed US ⏱️ 0.0 years remaining

Heterojunction transistor

Assignee: United States Department of the Army
•
Filing: 1980-10-21
•
Granted: 1983-07-26
•
Expires: 2000-10-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A heterojunction transistor device having emitter and collector regions of a first conductivity type separated by an ultra-thin base region of a second conductivity type. Abrupt heterojunctions are formed which are then heat treated to allow the formation of graded heterojunctions exhibiting rectifying characteristics. Typically, the emitter and collector regions are comprised of GaSb while said base region is comprised of InAs. The band gap of the emitter region is selectively chosen to be relatively wide in comparison to the band gap of the base region. Moreover, the band gap of the emitter and collector regions is substantially equal to the conduction band discontinuity between the emitter and base, and the band gap of the base is substantially equal to the valance band discontinuity and the edge of the conduction band of the base region is substantially coincident with the edge of the valance band of the emitter region. The base region is heavily doped to reduce the base resistance thereby maintaining an injection efficiency close to unity.

Inventors

  • 👤 Leo Esaki
  • 👤 Chin-An Chang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 17:18
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/80; H10D10/821; H10D62/00; H10D62/80; H10D62/82; H10D62/824

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 208 words
A high speed semiconductor device comprising: first, second and third semiconductor regions of a binary alloy, said second region having a different alloy composition and conductivity type than said first and third regions, said second region being degenerately doped; said second region located between said first and third regions, the interfaces between said first and second regions, and between said second and third regions being graded bandgap rectifying heterojunctions composed of a quaternary alloy semiconductor layer having the same alloy constituents as the adjacent regions; each region having an energy band gap defined by conduction and valence band gap edges, said band gap of said first region being substantially larger than said band gap of said second region, said band gaps of said first and third regions being shifted in the same direction with respect to said band gap of said second region; and one of the band gap edges of said first region being substantially coincident with one of the band gap edges of said second region, whereby said band gap in said second region forms a potential barrier to majority carriers in said first and second regions that is substantially smaller than the potential barriers formed by said band gap in said first and third regions.
Claim 2
Dependent Claim 208 words
A high speed semiconductor device comprising: first, second and third semiconductor regions of a binary alloy, said second region having a different alloy composition and conductivity type than said first and third regions, said second region being degenerately doped; said second region located between said first and third regions, the interfaces between said first and second regions, and between said second and third regions being graded bandgap rectifying heterojunctions composed of a quaternary alloy semiconductor layer having the same alloy constituents as the adjacent regions; each region having an energy band gap defined by conduction and valence band gap edges, said band gap of said first region being substantially larger than said band gap of said second region, said band gaps of said first and third regions being shifted in the same direction with respect to said band gap of said second region; and one of the band gap edges of said first region being substantially coincident with one of the band gap edges of said second region, whereby said band gap in said second region forms a potential barrier to majority carriers in said first and second regions that is substantially smaller than the potential barriers formed by said band gap in said first and third regions.
Claim 3
Dependent Claim 21 words
A high speed semiconductor device as defined by claim 1 wherein said second region has a width of several hundred angstroms.
Claim 4
Dependent Claim 22 words
A high speed semiconductor device as defined by claim 1 wherein said band gaps of said first and third region are similar.
Claim 5
Dependent Claim 30 words
A high speed semiconductor device as defined by claim 3 wherein the Fermi level of said semiconductor is substantially coincident with the conduction band gap edge of said second region.
Claim 6
Dependent Claim 28 words
The semiconductor device as defined by claim 1 wherein the energy band gap of said first region is approximately twice the energy band gap of said second region.
Claim 7
Dependent Claim 38 words
The semiconductor device as defined by claim 5 wherein the energy band gap of said first region is at least substantially 0.7 eV and the energy band gap of said second region is at least substantially 0.36 eV.
Claim 8
Dependent Claim 23 words
The semiconductor device as defined by claim 1 wherein said second region has a larger dopant concentration than said first or third regions.
Claim 9
Dependent Claim 26 words
The semiconductor device as defined by claim 1 wherein said second region is comprised of n-InAs and said first and third regions are comprised of p-GaSb.
Claim 10
Dependent Claim 200 words
A high speed transistor comprising: a semiconductor emitter region of a first conductivity type; a semiconductor base region of a second conductivity type; a semiconductor collector region of said first conductivity type; said emitter, base and collector regions composed of binary alloys said base region being degenerately doped, having a different alloy composition than said emitter and collector regions; said base region being located between said emitter and collector regions the emitter-base and base-collector interfaces being graded rectifying heterojunctions composed of quarternary alloy semiconductor layers having the same alloy constituents as the adjacent regions; said emitter and collector regions having energy band gaps each of which is shifted in the same direction with respect to the energy band gap of said base region, said band gap of emitter being substantially larger than said band gap of said base, and one of the band gap edges of said emitter being substantially coincident with one of the band gap edges of said base, whereby said band gap in said base forms a potential barrier to majority carriers in said emitter and collector regions that is substantially smaller than the potential barriers formed by said band gaps in said emitter and collector regions.
Claim 11
Dependent Claim 200 words
A high speed transistor comprising: a semiconductor emitter region of a first conductivity type; a semiconductor base region of a second conductivity type; a semiconductor collector region of said first conductivity type; said emitter, base and collector regions composed of binary alloys said base region being degenerately doped, having a different alloy composition than said emitter and collector regions; said base region being located between said emitter and collector regions the emitter-base and base-collector interfaces being graded rectifying heterojunctions composed of quarternary alloy semiconductor layers having the same alloy constituents as the adjacent regions; said emitter and collector regions having energy band gaps each of which is shifted in the same direction with respect to the energy band gap of said base region, said band gap of emitter being substantially larger than said band gap of said base, and one of the band gap edges of said emitter being substantially coincident with one of the band gap edges of said base, whereby said band gap in said base forms a potential barrier to majority carriers in said emitter and collector regions that is substantially smaller than the potential barriers formed by said band gaps in said emitter and collector regions.
Claim 12
Dependent Claim 30 words
The semiconductor device as defined by claim 9 wherein said emitter and collector regions are comprised of p type GaSb and said base region is comprised of n type InAs.
Claim 13
Dependent Claim 20 words
The semiconductor device as defined by claim 9 wherein said emitter, base and collector regions are comprised of epitaxial layers.

References Cited (Backward Citations)

US3225272A Cited
US3358158A Cited
US3864721A Cited
US4119994A Cited
US4173763A Cited
US4371884A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-07-25 1987-01-24 1987-07-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-07-25 1991-01-24 1991-07-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-07-25 1995-01-24 1995-07-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag