← Back to Patent Explorer
US4394589A Expired / Lapsed US ⏱️ 0.0 years remaining

Logic circuit including at least one resistor or one transistor having a saturable resistor field effect transistor structure

Assignee: Thales SA
•
Filing: 1981-11-20
•
Granted: 1983-07-19
•
Expires: 2001-11-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A logic circuit including an input stage, wherein a first field-effect transistor is in series with a first saturable resistor interposed on the drain side in the supply of the first transistor, and an output stage including a second transistor which is identical with the first and has a supply on the drain side which is common with the input stage supply. The gate of the second transistor is connected to the drain of the first transistor. The supply circuit of the second transistor is closed across a forward-biased diode, and a second saturable resistor on the ground of the common supply is connected to the source of the first transistor. At least a selected of the field effect transistors or the saturable resistors has a saturable resistor structure formed of a layer of semiconductor material on a semi-insulating substrate. The material is doped to set up a dipolar domain in respect of an electric field which is higher than a so-called critical value. The saturable resistor structure further includes a groove cut in the semiconductor layer between two ohmic contacts so as to define a residual channel in the material. The dimensions of the groove are such that the critical value of the electric field is overstepped in respect of a value of the order of one volt of the voltage between the ohmic contacts.

Inventors

  • 👤 Ngu T. Pham
  • 👤 Gerard Nuzillat

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 17:00
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0952; H10; H10N; H10N80/00; H10N89/00

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 263 words
A logic circuit comprising an input stage, wherein a first field-effect transistor is in series with a first saturable resistor interposed on the drain side in the supply of the first transistor, an output stage including a second transistor which is identical with the first and has a supply on the drain side which is common with the input stage supply, the gate of the second transistor being connected to the drain of the first transistor, the supply circuit of the second transistor being closed across a forward-biased diode, and a second saturable resistor on the ground of the common supply is connected to the source of the first transistor, an input terminal connected to the gate of the first transistor and an output terinal tapped between the diode and the second saturable resistor; wherein at least a selected one of the field effect transistors or the saturable resistors has a saturable resistor structure comprising a layer of semiconductor material on a semi-insulating substrate, the character and type of doping of said material being such as to set up a dipolar domain in respect of an electric field which is higher than a so-called critical value, and further comprising two ohmic contacts on said layer, wherein a groove is cut in the semiconductor layer between the ohmic contacts so as to define a residual channel in the material, the dimensions of said groove being such that the critical value of the electric field is overstepped in respect of a value of the order of one volt of the voltage between said ohmic contacts.
Claim 2
Dependent Claim 263 words
A logic circuit comprising an input stage, wherein a first field-effect transistor is in series with a first saturable resistor interposed on the drain side in the supply of the first transistor, an output stage including a second transistor which is identical with the first and has a supply on the drain side which is common with the input stage supply, the gate of the second transistor being connected to the drain of the first transistor, the supply circuit of the second transistor being closed across a forward-biased diode, and a second saturable resistor on the ground of the common supply is connected to the source of the first transistor, an input terminal connected to the gate of the first transistor and an output terinal tapped between the diode and the second saturable resistor; wherein at least a selected one of the field effect transistors or the saturable resistors has a saturable resistor structure comprising a layer of semiconductor material on a semi-insulating substrate, the character and type of doping of said material being such as to set up a dipolar domain in respect of an electric field which is higher than a so-called critical value, and further comprising two ohmic contacts on said layer, wherein a groove is cut in the semiconductor layer between the ohmic contacts so as to define a residual channel in the material, the dimensions of said groove being such that the critical value of the electric field is overstepped in respect of a value of the order of one volt of the voltage between said ohmic contacts.
Claim 3
Dependent Claim 271 words
A logic circuit comprising a first leg wherein a first field-effect transistor is in series with a first saturable resistor interposed on the drain side in the supply of the first tranistor, a second leg comprising a second field-effect transistor in which the supply on the drain side is common with the supply of said first circuit leg, the gate of the second transistor being connected to the drain of the first transistor, the supply circuit of the second transistor being closed across a forward-biased diode and a third transistor which is identical with the first on the ground on the common supply connected to the source of the first transistor, an input terminal connected to a terminal which is common to the gates of the first and third transistors, and an output terminal connected between the diode and the third transistor; wherein at least a selected one of said field effect transistors or said saturable resistors has a saturable resistor structure comprising a layer of semiconductor material on a semi-insulating substrate, the character and type of doping of said material being such as to set up a dipolar domain in respect of an electric field which is higher than a so-called critical value, and further comprising two ohmic contacts on said layer, wherein a groove is cut in the semiconductor layer between the ohmic contacts so as to define a residual channel in the material, the dimensions of said groove being such that the critical value of the electric field is overstepped in respect of a value of the order of one volt of the voltage between said ohmic contacts.
Claim 4
Dependent Claim 271 words
A logic circuit comprising a first leg wherein a first field-effect transistor is in series with a first saturable resistor interposed on the drain side in the supply of the first tranistor, a second leg comprising a second field-effect transistor in which the supply on the drain side is common with the supply of said first circuit leg, the gate of the second transistor being connected to the drain of the first transistor, the supply circuit of the second transistor being closed across a forward-biased diode and a third transistor which is identical with the first on the ground on the common supply connected to the source of the first transistor, an input terminal connected to a terminal which is common to the gates of the first and third transistors, and an output terminal connected between the diode and the third transistor; wherein at least a selected one of said field effect transistors or said saturable resistors has a saturable resistor structure comprising a layer of semiconductor material on a semi-insulating substrate, the character and type of doping of said material being such as to set up a dipolar domain in respect of an electric field which is higher than a so-called critical value, and further comprising two ohmic contacts on said layer, wherein a groove is cut in the semiconductor layer between the ohmic contacts so as to define a residual channel in the material, the dimensions of said groove being such that the critical value of the electric field is overstepped in respect of a value of the order of one volt of the voltage between said ohmic contacts.
Claim 5
Dependent Claim 202 words
A circuit comprising a saturable resistor between a first and a second pole of a direct-current supply battery, said resistor being connected in series with a double circuit leg in which the first leg comprises a field-effect transistor and the second leg comprises a forward-biased diode in series with a saturable resistor, an input connected to the gate of the first transistor and an output connected between the diode and the saturable resistor; wherein at least a selected one of said field effect transistors or said saturable resistors has a saturable resistor structure comprising a layer of semiconductor material on a semi-insulating substrate, the character and type of doping of said material being such as to set up a dipolar domain in respect of an electric field which is higher than a so-called critical value, and further comprising two ohmic contacts on said layer, wherein a groove is cut in the semiconductor layer between the ohmic contacts so as to define a residual channel in the material, the dimensions of said groove being such that the critical value of the electric field is overstepped in respect of a value of the order of one volt of the voltage between said ohmic contacts.
Claim 6
Dependent Claim 202 words
A circuit comprising a saturable resistor between a first and a second pole of a direct-current supply battery, said resistor being connected in series with a double circuit leg in which the first leg comprises a field-effect transistor and the second leg comprises a forward-biased diode in series with a saturable resistor, an input connected to the gate of the first transistor and an output connected between the diode and the saturable resistor; wherein at least a selected one of said field effect transistors or said saturable resistors has a saturable resistor structure comprising a layer of semiconductor material on a semi-insulating substrate, the character and type of doping of said material being such as to set up a dipolar domain in respect of an electric field which is higher than a so-called critical value, and further comprising two ohmic contacts on said layer, wherein a groove is cut in the semiconductor layer between the ohmic contacts so as to define a residual channel in the material, the dimensions of said groove being such that the critical value of the electric field is overstepped in respect of a value of the order of one volt of the voltage between said ohmic contacts.
Claim 7
Dependent Claim 17 words
A saturable resistor according to claims 1, 2 or 3, wherein the semiconductor material is gallium arsenide.
Claim 8
Dependent Claim 13 words
A saturable resistor according to claim 4, wherein the active layer is n-type.

References Cited (Backward Citations)

US3700981A Cited
US4028556A Cited
US4300064A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-07-18 1987-01-17 1987-07-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-07-18 1991-01-17 1991-07-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-07-18 1995-01-17 1995-07-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag