US4385385A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit for monitoring a digital signal generator
Assignee: Alcatel CIT SA
•
Filing: 1980-12-30
•
Granted: 1983-05-24
•
Expires: 2000-12-30
Abstract
Abstract A monitoring circuit for monitoring a digital signal generator which generates signals that are linear combinations of sinewave signals each of whose frequencies are defined by a coefficient K that is proportional to the corresponding frequency. The generator including means for storing the coefficients corresponding to all the signals to be emitted, the coefficients having an integer portion and a fraction portion whose number of digits defines the smallest possible coefficient value which corresponds to a signal of minimum frequency fm such that all signals emitted by the generator are at frequencies which are multiples of the frequency fm. The monitoring circuit includes a redundancy calculator circuit (EX, RR) connected to the output S of the generator (G), and comparator means (CC) comparing the redundancy calculated by the redundancy calculator circuit with a stored constant theoretical value.
Inventors
- 👤 Philippe Duplessis
- 👤 Denis Jouannet
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 07:28
CPC Classifications
H; H04; H04M; H04M19/00; H04M19/02; H04Q; H04Q1/00; H04Q1/18; H04Q1/30; H04Q1/44; H04Q1/444; H04Q1/45; H04Q1/457; H04Q1/4575
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
249 words
A monitoring circuit for monitoring a digital signal generator that provides an output of a stream of successive coefficient values representing a periodic signal, said monitoring circuit comprising: a redundancy factor calculating circuit for calculating a redundancy factor for a block of a predetermined number of said coefficient values, said redundancy factor calculating circuit comprising an array of exclusive-OR gates, each of said exclusive-OR gates having a first input coupled to receive a respective output bit from said digital signal generator; and a register for storing outputs from said exclusive-OR gates, each of said exclusive-OR gates having a second input coupled to a respective output of said register; a memory for storing precalculated redundancy factors for each said block; a comparator for comparing a redundancy factor provided on said output of said redundancy factor calculating circuit with a corresponding precalculated redundancy factor read from said memory for generating an alarm if said redundancy factor provided on said output of said redundancy factor calculating circuit is different from said corresponding precalculated redundancy factor; a common time base generator for producing synchronized clocking signals for operating said digital signal generator and clocking said register, wherein said register is clocked in synchronization with outputting of coefficients by said digital signal generator; and a counter for addressing said memory, said counter being clocked by a clock signal provided by said common time base generator, wherein said counter addresses said memory to read from said memory a precalculated redundancy factor for each said block.
Claim 2
Dependent Claim
249 words
A monitoring circuit for monitoring a digital signal generator that provides an output of a stream of successive coefficient values representing a periodic signal, said monitoring circuit comprising: a redundancy factor calculating circuit for calculating a redundancy factor for a block of a predetermined number of said coefficient values, said redundancy factor calculating circuit comprising an array of exclusive-OR gates, each of said exclusive-OR gates having a first input coupled to receive a respective output bit from said digital signal generator; and a register for storing outputs from said exclusive-OR gates, each of said exclusive-OR gates having a second input coupled to a respective output of said register; a memory for storing precalculated redundancy factors for each said block; a comparator for comparing a redundancy factor provided on said output of said redundancy factor calculating circuit with a corresponding precalculated redundancy factor read from said memory for generating an alarm if said redundancy factor provided on said output of said redundancy factor calculating circuit is different from said corresponding precalculated redundancy factor; a common time base generator for producing synchronized clocking signals for operating said digital signal generator and clocking said register, wherein said register is clocked in synchronization with outputting of coefficients by said digital signal generator; and a counter for addressing said memory, said counter being clocked by a clock signal provided by said common time base generator, wherein said counter addresses said memory to read from said memory a precalculated redundancy factor for each said block.
Claim 3
Dependent Claim
43 words
The monitoring circuit of claim 1, wherein the capacity of said counter corresponds to a number of bytes of said coefficients outputted by said digital signal generator in a base period corresponding to a base frequency of a signal synthesized by said generator.
Claim 4
Dependent Claim
24 words
The monitoring circuit of claim 1, wherein said register is connected to be initialized in response to a predetermined output bit of said counter.
Claim 5
Dependent Claim
18 words
The monitoring circuit of claim 1, further comprising fault marker means for storing an output of said comparator.
Claim 6
Dependent Claim
50 words
The monitoring circuit of claim 4, further comprising circuit means operating in response to outputs from said common time base generator and said counter for cancelling a fault indication stored in said fault marker means after one complete period of operation of said counter if no further fault is detected.
References Cited (Backward Citations)
US3582633A
Cited
US3680069A
Cited
US3905030A
Cited
US3924181A
Cited
US3999049A
Cited
US3988670A
Cited
US4108359A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-05-23 | 1986-11-22 | 1987-05-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-05-23 | 1990-11-22 | 1991-05-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-05-23 | 1994-11-22 | 1995-05-24 | $7700.00 | Window Closed / Lapsed |