Patent US4371842A successfully refreshed from Google Patents.
US4371842A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-adjusting dual mode automatic gain control circuit
Assignee: Unisys Corp
•
Filing: 1980-10-24
•
Granted: 1983-02-01
•
Expires: 2000-10-24
Abstract
Abstract An automatic gain control circuit comprising a gain-controlled amplifier for receiving a variable amplitude, pulse-type input signal to produce a substantially constant amplitude, pulse-type output signal which is applied to a feedback circuit for comparison with a predetermined reference voltage to generate a control voltage to set the gain of the amplifier. A voltage limiter included in the feedback circuit clips the pulse peaks of the output signal whenever the peaks exceed a predetermined amplitude so that the gain of the amplifier is reduced in a prescribed manner to preclude output signal dropout. A peak detector and a filter included in the feedback circuit are capable of operating in fast and slow modes. When operating in the fast mode, the peak detector responds essentially to each pulse peak of the output signal and the filter has a wide bandwidth so that the automatic gain control circuit operates with a prescribed fast time response. When operating in the slow mode, the peak detector operates to increase the gain of the amplifier slowly in order to limit output signal overshoot and preclude output signal dropout if the input signal reappears after an absence for some period. The filter, when operating in the slow mode, has a narrow bandwidth so that the automatic gain control circuit operates with a time response substantially slower than the fast time response. A controller circuit produces, in response to the output signal, a controller signal which causes fast mode operation of the peak detector and filter whenever the output signal is present and slow mode operation thereof whenever the output signal is absent for a predetermined time period.
Inventors
- 👤 Patrick S. Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 18:06
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
268 words
A dual mode automatic gain control circuit for generating control signals to a gain controlled amplifier for producing substantially constant amplitude pulse-type output data signals from said amplifier from variable amplitude pulse-type input data signals subjected to having relatively long data gaps therein, said automatic gain control circuit including: a voltage limiter coupled to the output of the gain controlled amplifier for clipping those output data signals having amplitudes above a predetermined level and for rectifying said output signals into D.C. signals of corresponding amplitudes; peak detector circuitry coupled to said voltage limiter, said detector circuitry including a capacitor in parallel with discharge circuitry having component values that discharge said capacitor slower than the rate said capacitor is charged by said D.C. signals; filter circuitry coupled to said peak detector; comparator circuitry coupled to the output of said filter circuitry for comparing the output signal from said filter circuitry with a fixed reference voltage, and for generating the control signals for said gain controlled amplifier; and mode controlling means within said automatic gain control circuit and coupled to said peak detector and to said filter circuitry, said mode controlling means responsive to the output data signals from said gain controlled amplifier for generating a first and a second mode signal to said peak detector circuitry and to said filter circuitry for altering component values in said circuitries, said first mode signal representing a fast mode for producing a control signal for a continuous train of pulse-type input data signals, said second mode signal representing a slow mode for producing control signals for gaps in said input data signals.
Claim 2
Dependent Claim
268 words
A dual mode automatic gain control circuit for generating control signals to a gain controlled amplifier for producing substantially constant amplitude pulse-type output data signals from said amplifier from variable amplitude pulse-type input data signals subjected to having relatively long data gaps therein, said automatic gain control circuit including: a voltage limiter coupled to the output of the gain controlled amplifier for clipping those output data signals having amplitudes above a predetermined level and for rectifying said output signals into D.C. signals of corresponding amplitudes; peak detector circuitry coupled to said voltage limiter, said detector circuitry including a capacitor in parallel with discharge circuitry having component values that discharge said capacitor slower than the rate said capacitor is charged by said D.C. signals; filter circuitry coupled to said peak detector; comparator circuitry coupled to the output of said filter circuitry for comparing the output signal from said filter circuitry with a fixed reference voltage, and for generating the control signals for said gain controlled amplifier; and mode controlling means within said automatic gain control circuit and coupled to said peak detector and to said filter circuitry, said mode controlling means responsive to the output data signals from said gain controlled amplifier for generating a first and a second mode signal to said peak detector circuitry and to said filter circuitry for altering component values in said circuitries, said first mode signal representing a fast mode for producing a control signal for a continuous train of pulse-type input data signals, said second mode signal representing a slow mode for producing control signals for gaps in said input data signals.
Claim 3
Dependent Claim
36 words
The dual mode automatic gain control circuit claimed in claim 1 wherein said mode controlling means generates said first signal in response to a continuous train of pulse-type data signals that exceed a predetermined amplitude level.
Claim 4
Dependent Claim
111 words
The dual mode automatic gain control circuit claimed in claim 2 wherein said mode controlling means includes: comparator circuitry coupled to the output of said gain controlled amplifier and to a voltage threshold source for producing output pulses in response to output data pulses that exceed the level of said threshold source; and a retriggerable timer coupled to said comparator circuitry, said timer having an output producing period at least as long as a one-half wavelength period of said output pulses and being retriggered by each output pulse from said comparator circuitry for generating said first mode signal representing said fast mode and said second mode signal representing said slow modes.
Claim 5
Dependent Claim
64 words
The dual mode automatic gain control circuit claimed in claim 1 wherein said peak detector circuitry includes first switching means coupled to said mode controlling means for altering said discharge circuit component values to increase the discharge rate of said capacitor in response to said first mode signal and to decrease the discharge rate of said capacitor in response to said second mode signal.
Claim 6
Dependent Claim
78 words
The dual mode automatic gain control circuit claimed in claim 4 wherein said peak detector circuitry discharge circuit includes a first resistor in parallel with said capacitor for providing slow discharge thereto, and wherein said first switching means includes a series connected second resistor and a first transistor switch in parallel with said first resistor, said first transistor being responsive to said first and second mode control signals for altering the total discharge resistance of said discharge circuitry.
Claim 7
Dependent Claim
74 words
The dual mode automatic gain control circuit claimed in claim 1 wherein said filter circuitry includes switching means coupled to said mode controlling means for altering component values in said filter circuitry to provide said circuitry with a fast response time and a wide bandwidth in response to said first mode signal, and to provide said filter circuitry with a slow response time and a narrow bandwidth in response to said second mode signal.
Claim 8
Dependent Claim
61 words
The dual mode automatic gain control circuit claimed in claim 6 wherein said filter circuitry includes a resistance-capacitance circuit, and wherein said switching means in said filter circuitry includes a series coupled resistance and transistor switch in parallel with the resistance in said resistance-capacitance circuit, said switch being rendered conductive and non-conductive by said first and said second mode signals, respectively.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-01-31 | 1986-08-02 | 1987-02-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-01-31 | 1990-08-02 | 1991-02-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-01-31 | 1994-08-02 | 1995-02-01 | $7700.00 | Window Closed / Lapsed |