Patent US2298457A successfully refreshed from Google Patents.
Patent US4370628A successfully refreshed from Google Patents.
US4370628A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Relaxation oscillator including constant current source and latch circuit
Assignee: Texas Instruments Inc
•
Filing: 1980-11-17
•
Granted: 1983-01-25
•
Expires: 2000-11-17
Abstract
Abstract An oscillator circuit which demonstrates stable operation over a wide range of supply voltages and process variations. A latch circuit is controlled utilizing a timing capacitor. A constant current source is applied alternately to opposite sides of the timing capacitor through a series of switching gates which bootstrap the voltage across the timing capacitor, with the switching gates being controlled by the output of the latch circuit.
Inventors
- 👤 Alva Henderson
- 👤 Douglas B. Hoy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 12:04
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/01; H03K3/011; H03K3/02; H03K3/027; H03K3/03; Y; Y10; Y10S; Y10S331/00; Y10S331/03
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
216 words
A self compensating oscillator circuit comprising: a cross-coupled, set-reset latch circuit, having first and second input terminals and an output terminal; means connected to the output terminal for providing an inverted output; a timing capacitor connected across the input terminals; first, second, and third field-effect transistors, the drain of the first transistor being connected in common with the gates of the first, second, and third transistors; a first voltage source connected to the drain of the first transistor; a second voltage source connected to the sources of the first, second and third transistors; a fourth field-effect transistor connecting the drain of the second transistor to the first input terminal of the latch circuit, the gate of the fourth transistor being connected to the latch output; a fifth field-effect transistor connecting the drain of the third transistor to the second input terminal of the latch circuit, the gate of the fifth transistor being connected to the inverted latch output; a third voltage source; a sixth field-effect transistor connecting the first input terminal to the third voltage source, the gate of the sixth transistor being connected to the inverted latch output; and a seventh field-effect transistor connecting the second input terminal to the third voltage source, the gate of the seventh transistor being connected to the latch output.
Claim 2
Dependent Claim
216 words
A self compensating oscillator circuit comprising: a cross-coupled, set-reset latch circuit, having first and second input terminals and an output terminal; means connected to the output terminal for providing an inverted output; a timing capacitor connected across the input terminals; first, second, and third field-effect transistors, the drain of the first transistor being connected in common with the gates of the first, second, and third transistors; a first voltage source connected to the drain of the first transistor; a second voltage source connected to the sources of the first, second and third transistors; a fourth field-effect transistor connecting the drain of the second transistor to the first input terminal of the latch circuit, the gate of the fourth transistor being connected to the latch output; a fifth field-effect transistor connecting the drain of the third transistor to the second input terminal of the latch circuit, the gate of the fifth transistor being connected to the inverted latch output; a third voltage source; a sixth field-effect transistor connecting the first input terminal to the third voltage source, the gate of the sixth transistor being connected to the inverted latch output; and a seventh field-effect transistor connecting the second input terminal to the third voltage source, the gate of the seventh transistor being connected to the latch output.
Claim 3
Dependent Claim
112 words
The circuit of claim 1 wherein the latch circuit comprises first and second NAND gates and first and second inverters, each NAND gate having first and second inputs and an output, the output of the first NAND gate being the latch output, the output of the second NAND gate being connected to the first input of the first NAND gate, the output of the first NAND gate being connected to the first input of the second NAND gate, the first inverter connecting the first input terminal to the second input of the first NAND gate, the second inverter connecting the second input terminal to the second input of the second NAND gate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-01-24 | 1986-07-26 | 1987-01-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-01-24 | 1990-07-26 | 1991-01-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-01-24 | 1994-07-26 | 1995-01-25 | $7700.00 | Window Closed / Lapsed |