US4357658A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for the asynchronous transporting of data between active functional units
Assignee: US Philips Corp
•
Filing: 1980-02-11
•
Granted: 1982-11-02
•
Expires: 2000-02-11
Abstract
Abstract For mutual bidirectional communication, two active functional units are connected by a bidirectional data bus line and one unidirectional control line for each of the two directions. Both active functional units are each time connected, via an output circuit, to the relevant single connections of the data bus line. The output circuits have at least one first state in order to produce per first state, at a low impedance, a first data state on the connection, and one second state for generating, at a high impedance, a second data state for the connection. When such a first and a second data states are simultaneously present on one and the same connection, the former state dominates. The second state can thus also act as an inactive state. A bidirectional data transport cycle for the first active functional unit includes the following steps: supplying data--transmitting a request signal--detecting an acknowledge signal--deactivating the transmitted data--changing over to the receive state--terminating the receive state--transmitting the acknowledge signal.
Inventors
- 👤 Eduard M. A. M. van der Ouderaa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 15:17
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4213
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
303 words
A device comprising: at least a first and a second active functional unit; said functional units interconnected by a data bus line having a plurality of parallel single-bit data lines, and by a first single-bit control line for communicating request signal transitions produced by a first transition generator from the first active functional unit to the second active functional unit, and by a second single-bit control line for communicating acknowledge signal transitions produced by a second transition generator from the second active functional unit to the first active funcional unit; each functional unit being connected to each single-bit data line both via one data receiver and via one output circuit per single-bit data line, said output circuit having at least: one first state for imposing a respective first data value at a low impedance on the data bit line connected thereto and having furthermore one second state for forming a second data value at a high impedance on the data bit line connected thereto; wherein furthermore said first active functional unit has first cycling means for supplying in a first operational mode a plurality of data bits on said data bus before generation of a request signal transition and upon reception of a subsequent acknowledge signal transition driving the output circuits of the first active functional unit exclusively to their second states for enabling the data receivers of the first active functional unit; and wherein furthermore said second active functional unit has second cycling means for supplying in a second operational mode a plurality of data bits on said data bus before generation of an acknowledge signal transition and upon reception of a subsequent request signal transition driving the output circuits of the second active functional unit exclusively to their second states for enabling the data receivers of the second active functional units.
Claim 2
Independent Claim
303 words
A device comprising: at least a first and a second active functional unit; said functional units interconnected by a data bus line having a plurality of parallel single-bit data lines, and by a first single-bit control line for communicating request signal transitions produced by a first transition generator from the first active functional unit to the second active functional unit, and by a second single-bit control line for communicating acknowledge signal transitions produced by a second transition generator from the second active functional unit to the first active funcional unit; each functional unit being connected to each single-bit data line both via one data receiver and via one output circuit per single-bit data line, said output circuit having at least: one first state for imposing a respective first data value at a low impedance on the data bit line connected thereto and having furthermore one second state for forming a second data value at a high impedance on the data bit line connected thereto; wherein furthermore said first active functional unit has first cycling means for supplying in a first operational mode a plurality of data bits on said data bus before generation of a request signal transition and upon reception of a subsequent acknowledge signal transition driving the output circuits of the first active functional unit exclusively to their second states for enabling the data receivers of the first active functional unit; and wherein furthermore said second active functional unit has second cycling means for supplying in a second operational mode a plurality of data bits on said data bus before generation of an acknowledge signal transition and upon reception of a subsequent request signal transition driving the output circuits of the second active functional unit exclusively to their second states for enabling the data receivers of the second active functional units.
Claim 3
Dependent Claim
88 words
A device as claimed in claim 1, wherein furthermore said first cycling means have a third operational mode for supplying a plurality of data bits on said data bus before generation of a request signal and upon reception of a subsequent acknowledge signal supplying a next plurality of data bits, and wherein said second cycling means have a fourth operational mode for continuously driving the output circuits of the second active functional unit to their second states for enabling the data receivers of the second active functional units.
Claim 4
Dependent Claim
38 words
A device as claimed in claim 1 or 2, wherein said output circuits have only one first state for representing a first binary data value, the second state of said output circuits representing the second binary data value.
Claim 5
Dependent Claim
82 words
A device as claimed in claim 2 wherein at least two second active functional units are present, and wherein furthermore a third single-bit control line is present for communicating in said fourth operational mode further acknowledge signal transitions from the second active functional units as produced by respective third transition generators therein to the first active functional unit, and wherein said second and third control lines produce a wired logic function from the acknowledge signals received thereon, thereby realizing a three-wire handshake.
Claim 6
Dependent Claim
21 words
A device as claimed in claim 1 or 2, wherein at least one of the active functional units is a microcomputer.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-11-01 | 1986-05-03 | 1986-11-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-11-01 | 1990-05-03 | 1990-11-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-11-01 | 1994-05-03 | 1994-11-02 | $7700.00 | Window Closed / Lapsed |