US4356456A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Division by noninteger numbers using synchronous oscillators
Assignee: Comsat Corp
•
Filing: 1980-07-22
•
Granted: 1982-10-26
•
Expires: 2000-07-22
Abstract
Abstract A synchronous oscillator is provided to divide the frequency of an input signal by a noninteger number, the noninteger number being expressed as the ratio of two whole integers X/Y. The oscillator is tuned to the desired output frequency, whereby every Yth cycle of the output signal is synchronized by every Xth cycle of the input signal at the negative (and possibly positive) peak of the output signal, thereby effecting a simultaneous multiplication and division of the input frequency of Y and X respectively. A pulse forming network provides the input signal in the form of pulses, whereby synchronization is effected at precise points in time. Pulse width and amplitude are adjustable to vary the input signal energy.
Inventors
- 👤 Vasil Uzunoglu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 21:30
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/24; H03B; H03B5/00; H03B5/08; H03B5/12; H03B5/1203; H03B5/1231; H03B5/1237; H03B5/124; H03D; H03D11/00; H03D11/02; H03D11/04; H03B19/00; H03B19/06; H03B19/08; H03B19/12; H03B19/14; H03B2200/00; H03B2200/003; H03B2200/0034
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
153 words
An apparatus for dividing the frequency of a signal at a first frequency by a non-integer number comprising: a synchronous oscillator including a transistor having an input and an output, said signal at said first frequency being applied to said input; at least one transistor feedback path synchronizing said transistor input to said transistor output; and a tuned circuit coupled to at least a portion of said transistor feedback path to thereby provide said transistor with an output at a second frequency, the ratio of said first frequency to said second frequency being substantially equal to a non-integer value wherein said non-integer value is expressed as the ratio of two integers, X/Y, X and Y being integers; and said synchronous oscillator synchronizes every Yth cycle of said transistor output with every Xth cycle of said transistor input thereby effecting a simultaneous multiplication and division of said input frequency by Y and X respectively.
Claim 2
Independent Claim
153 words
An apparatus for dividing the frequency of a signal at a first frequency by a non-integer number comprising: a synchronous oscillator including a transistor having an input and an output, said signal at said first frequency being applied to said input; at least one transistor feedback path synchronizing said transistor input to said transistor output; and a tuned circuit coupled to at least a portion of said transistor feedback path to thereby provide said transistor with an output at a second frequency, the ratio of said first frequency to said second frequency being substantially equal to a non-integer value wherein said non-integer value is expressed as the ratio of two integers, X/Y, X and Y being integers; and said synchronous oscillator synchronizes every Yth cycle of said transistor output with every Xth cycle of said transistor input thereby effecting a simultaneous multiplication and division of said input frequency by Y and X respectively.
Claim 3
Dependent Claim
53 words
The apparatus of claim 1 wherein said tuned circuit comprises a first reactive impedance means, a second reactive impedance means coupled across said first reactive impedance means and having a reactance opposite to said first reactive impedance means, said first and second reactive impedance means being coupled to said transistor at said output.
Claim 4
Dependent Claim
56 words
The apparatus of claim 2 wherein said transistor has a control electrode and two main electrodes, said input being at said control electrode, said output being at one of said two main electrodes, and said at least one transistor feedback path is from said second reactive impedance means to the other of said two main electrodes.
Claim 5
Dependent Claim
64 words
The apparatus of claim 2 wherein said transistor has a control electrode and two main electrodes, said input being at said control electrode, said output being at one of said two main electrodes, and said at least one transistor feedback path is from a node common to said first and second reactive impedance means through a third reactive impedance means to said control electrode.
Claim 6
Dependent Claim
14 words
The apparatus of claim 4 wherein said third reactive impedance means is a capacitor.
Claim 7
Dependent Claim
115 words
The apparatus of claim 2 wherein said transistor has a control electrode and two main electrodes, said input being at said control electrode, said output being at one of said two main electrodes, and said at least one transistor feedback path is from said second reactive impedance means to the other of said two main electrodes, a second transistor feedback path is from a first node common to said first and second reactive impedance means through a third reactive impedance means to said control electrode, and a third transistor feedback path is from a second node common to said first and second reactive impedance means through a fourth reactive impedance means to said control electrode.
Claim 8
Dependent Claim
16 words
The apparatus of claim 6 wherein said third and fourth reactive impedance means are respective capacitors.
Claim 9
Independent Claim
31 words
The apparatus of any one of claims 2-7 wherein said first reactive impedance means comprises an inductor (L2) and said second reactive impedance means comprises a pair of capacitors (C5, C6).
Claim 10
Dependent Claim
26 words
The apparatus of claim 4 wherein said third reactive impedance means is a capacitor having low capacitance so as to establish signal regeneration at said transistor.
Claim 11
Dependent Claim
26 words
The apparatus of claim 6 wherein said third reactive impedance means is a capacitor having low capacitance so as to establish signal regeneration at said transistor.
Claim 12
Dependent Claim
34 words
The apparatus of claim 2 wherein a supply voltage is coupled to said transistor output by way of a series connection of (i) said tuned circuit and (ii) an additional reactive impedance means (L1).
Claim 13
Dependent Claim
20 words
The apparatus of claim 11 wherein said additional reactive impedance means comprises an inductor having an inductance over 1 mh.
Claim 14
Independent Claim
31 words
The apparatus of any one of claims 1-7 or 9-12 further comprising pulse-forming means for delivering said signal at said first frequency to said transistor input in the form of pulses.
Claim 15
Dependent Claim
19 words
The apparatus of claim 13 wherein said pulse-forming means comprises means for adjusting the energy level of said pulses.
Claim 16
Dependent Claim
54 words
The apparatus of claim 14 wherein said pulse forming means comprises means for differentiating an input signal to provide a differentiated signal, means for passing selecting portions of said differentiated signal to provide a passed signal, and means for adjusting the amplitude of said passed signal to provide said signal at said first frequency.
Claim 17
Dependent Claim
13 words
The apparatus of claim 15 wherein means for differentiating comprises an RC circuit.
Claim 18
Dependent Claim
19 words
The apparatus of claim 16 wherein said means for passing comprises a diode, whereby said passed signal is unipolar.
Claim 19
Dependent Claim
22 words
The apparatus of claim 17 wherein said means for adjusting the amplitude comprises an amplifier having an adjustable threshold and a potentiometer.
Claim 20
Dependent Claim
97 words
A frequency dividing circuit for dividing the frequency of an input signal by a non-integer number to produce a steady-state output signal comprising: a single synchronous oscillator receiving said input signal and providing said steady-state output signal in accordance with said non-integer number wherein said non-integer number is expressed as the ratio of two integers, X/Y, X and Y being integers; and said synchronous oscillator synchronizes every Yth cycle of said output signal with every Xth cycle of said input signal thereby effecting a simultaneous multiplication and division of said input frequency by Y and X respectively.
Claim 21
Dependent Claim
97 words
A frequency dividing circuit for dividing the frequency of an input signal by a non-integer number to produce a steady-state output signal comprising: a single synchronous oscillator receiving said input signal and providing said steady-state output signal in accordance with said non-integer number wherein said non-integer number is expressed as the ratio of two integers, X/Y, X and Y being integers; and said synchronous oscillator synchronizes every Yth cycle of said output signal with every Xth cycle of said input signal thereby effecting a simultaneous multiplication and division of said input frequency by Y and X respectively.
Claim 22
Dependent Claim
20 words
The circuit of claim 19 wherein said input signal is at a frequency range above which ditigal elements can function.
Claim 23
Dependent Claim
16 words
The circuit of claim 19 wherein said input signal is at a frequency above 200 MHz.
Claim 24
Dependent Claim
14 words
The circuit of claim 20 wherein said input signal is in the microwave region.
Claim 25
Dependent Claim
30 words
The circuit of claim 19 further comprising a pulse forming network for providing said input signal, said pulse forming network providing means to adjust the energy of said input signal.
Claim 26
Independent Claim
90 words
A method for dividing the frequency of an input signal by a non-integer number X/Y, X and Y being integers, to provide an output signal, the method comprising: applying said input signal to synchronous oscillator means; and synchronizing every Yth cycle of the output signal of said synchronous oscillator means with every Xth cycle of said input signal, thereby effectively simultaneously multiplying the frequency of said input signal by Y and dividing the frequency of said input signal by X at said synchronous oscillator means to produce said output signal.
Claim 27
Independent Claim
90 words
A method for dividing the frequency of an input signal by a non-integer number X/Y, X and Y being integers, to provide an output signal, the method comprising: applying said input signal to synchronous oscillator means; and synchronizing every Yth cycle of the output signal of said synchronous oscillator means with every Xth cycle of said input signal, thereby effectively simultaneously multiplying the frequency of said input signal by Y and dividing the frequency of said input signal by X at said synchronous oscillator means to produce said output signal.
Claim 28
Dependent Claim
30 words
The method of claim 24 wherein said step of simultaneously multiplying and dividing comprises synchronizing every Yth cycle of said output signal with every Xth cycle of said input signal.
References Cited (Backward Citations)
US2572698A
Cited
US3181070A
Cited
US3353104A
Cited
US3316478A
Cited
US3478225A
Cited
US3369194A
Cited
US3605023A
Cited
US3716794A
Cited
US3925734A
Cited
US4041403A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-10-25 | 1986-04-26 | 1986-10-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-10-25 | 1990-04-26 | 1990-10-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-10-25 | 1994-04-26 | 1994-10-26 | $7700.00 | Window Closed / Lapsed |