US4354231A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for reducing the instruction execution time in a computer employing indirect addressing of a data memory
Assignee: Telefonaktiebolaget LM Ericsson AB
•
Filing: 1980-09-02
•
Granted: 1982-10-12
•
Expires: 2000-09-02
Abstract
Abstract Instructions which are read from a program memory of a control computer employing indirect addressing of a data memory are stored temporarily and sequentially in a buffer memory to form an execution queue. The absolute address to the data memory is generated by an address calculator by means of a base address derived from a reference memory in correspondence to an input address and by means of at least one address parameter which has been recorded in a register memory in connection with the execution of an instruction read from the buffer memory and transferred to a parameter register prior to the address calculation. In addition to each instruction, information is recorded in the buffer memory to indicate on the one hand whether the instruction is of the type which performs a write or read operation in the data memory and on the other hand whether it is of the type which enters address parameters in the register memory. This additional information is continually monitored and, when it shows that the address parameters will not be changed by any instruction in the queue ahead of a write or read instruction which has just entered the queue, the required address calculation process is initiated.
Inventors
- 👤 Karl-Johan V. Carlsson
- 👤 Hans O. S. Kjoller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 03:10
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3802; H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/54; H04Q3/545
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
345 words
In a computer under control of instructions from a program memory and employing indirect addressing of a data memory included in the computer, where an absolute address to the data memory is derived in an address processing means from a base address which is read from a reference memory in correspondence to an input address to the reference memory and from at least one address parameter which has been stored in a register memory in connection with the execution of an instruction read from the program memory, appartaus for reducing the instruction execution time comprising a buffer memory means for sequentially and temporarily storing in an execution queue instructions read from said program memory, a read-out means for reading base addresses from said reference memory in correspondence to said input address and a read signal, the input address as well as the read signal being derived from an instruction just supplied to said execution queue if the instruction is of a first type which concerns writing or reading in said data memory, a registration means for giving an indication that an instruction which is of a second type that places address parameters in the register memory has been supplied from the output of said buffer memory, a first activation means for initiating transfer of said at least one address parameter from said register memory to said address processing means if said indication is present in said registration means and the instruction being in turn for feed-out to the output of said buffer memory means is of said first type and for removing said indication in the registration means when said transfer has been executed, and a second activation means connected to said address processing means and responsive to a base address which is being read out from said reference memory to said address processing means for initiating the calculation of said absolute address when simultaneously none of the instructions stored ahead of said instruction just supplied to said buffer memory means is of said second type and no indication is present in said registration means.
Claim 2
Dependent Claim
345 words
In a computer under control of instructions from a program memory and employing indirect addressing of a data memory included in the computer, where an absolute address to the data memory is derived in an address processing means from a base address which is read from a reference memory in correspondence to an input address to the reference memory and from at least one address parameter which has been stored in a register memory in connection with the execution of an instruction read from the program memory, appartaus for reducing the instruction execution time comprising a buffer memory means for sequentially and temporarily storing in an execution queue instructions read from said program memory, a read-out means for reading base addresses from said reference memory in correspondence to said input address and a read signal, the input address as well as the read signal being derived from an instruction just supplied to said execution queue if the instruction is of a first type which concerns writing or reading in said data memory, a registration means for giving an indication that an instruction which is of a second type that places address parameters in the register memory has been supplied from the output of said buffer memory, a first activation means for initiating transfer of said at least one address parameter from said register memory to said address processing means if said indication is present in said registration means and the instruction being in turn for feed-out to the output of said buffer memory means is of said first type and for removing said indication in the registration means when said transfer has been executed, and a second activation means connected to said address processing means and responsive to a base address which is being read out from said reference memory to said address processing means for initiating the calculation of said absolute address when simultaneously none of the instructions stored ahead of said instruction just supplied to said buffer memory means is of said second type and no indication is present in said registration means.
Claim 3
Dependent Claim
57 words
Apparatus in accordance with claim 1, wherein said buffer memory means comprises a plurality of first-in first-out memory registers for the sequential and temporary storage of instructions, and first and second memory devices associated with each of said memory registers for storing information indicating that the stored instruction is of the first or the second type, respectively.
Claim 4
Dependent Claim
42 words
Apparatus in accordance with claim 1, wherein said address processing means comprises an address calculating means and a base address register including at least one register stage for sequential and temporary storage of base addresses that are read from said reference memory.
Claim 5
Dependent Claim
24 words
Apparatus in accordance with claim 3, wherein said address processing means further comprises a parameter register for storing said at least one address parameter.
Claim 6
Dependent Claim
84 words
Apparatus in accordance with claim 4, wherein said base address register further comprises a plurality of flag bit positions corresponding to said number of register stages for storing an indication signal from said second activation means together with the just read base address and an output for said stored indication signal being provided from said base address register for activating said address calculating means to calculate an address derived from one of said base addresses and the address parameter stored in said parameter register.
References Cited (Backward Citations)
US3490005A
Cited
US3644900A
Cited
US3766527A
Cited
US3949379A
Cited
US3916385A
Cited
US4042911A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-10-11 | 1986-04-12 | 1986-10-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-10-11 | 1990-04-12 | 1990-10-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-10-11 | 1994-04-12 | 1994-10-12 | $7700.00 | Window Closed / Lapsed |