← Back to Patent Explorer
US4348769A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuitry for extraction of a transmission clock signal from-modulated data transmissions

Assignee: Tekade Felten and Guilleaume Fernmeldeanlagen GmbH
•
Filing: 1980-02-19
•
Granted: 1982-09-07
•
Expires: 2000-02-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system is disclosed in which a modulated transmission is itself delta-modulated, in order to derive a transmission clock signal characteristic of the transmission, as opposed to being characteristic of an underlying data signal which is used as a modulating waveform in the transmission. The delta-modulation detects changes in state of the data transmission, which changes in state can be monitored in order to derive the transmission clock signal utilized. In a preferred embodiment, a phase-locked loop may be utilized to produce a pulse train having the same frequency as, and being in phase with, such changes of state in the transmission.

Inventors

  • 👤 Ludwig Kittel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 18:15
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0054

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 145 words
In an electronic circuit for extraction of a transmission clock signal from modulated data transmissions, comprising: a local clock producing a local clock pulse signal at a high frequency; a delta-modulation circuit responsive to the data modulated transmissions and the local clock pulse signals and producing a delta-modulated signal in response thereto; a shift register clocked by the clock and responsive to the delta-modulated signal to produce a data word in parallel form; a comparator connected to the shift register and operating in a manner that the comparator produces a logically high output signal when all bits are identical and producing a logically low output signal otherwise; and an interpreting stage responsive to periodicity of the output signals generated by the comparator and producing an extracted transmission clock signal having a periodicity equal to periodicity of the transmission clock signal and being in phase therewith.
Claim 2
Dependent Claim 145 words
In an electronic circuit for extraction of a transmission clock signal from modulated data transmissions, comprising: a local clock producing a local clock pulse signal at a high frequency; a delta-modulation circuit responsive to the data modulated transmissions and the local clock pulse signals and producing a delta-modulated signal in response thereto; a shift register clocked by the clock and responsive to the delta-modulated signal to produce a data word in parallel form; a comparator connected to the shift register and operating in a manner that the comparator produces a logically high output signal when all bits are identical and producing a logically low output signal otherwise; and an interpreting stage responsive to periodicity of the output signals generated by the comparator and producing an extracted transmission clock signal having a periodicity equal to periodicity of the transmission clock signal and being in phase therewith.
Claim 3
Dependent Claim 26 words
The circuit defined in claim 1, wherein the interpreting stage includes an impulse former, whereby the extracted transmission clock signal is a train of square waves.
Claim 4
Dependent Claim 27 words
The circuit defined in claim 1, wherein the delta-modulated data signal is derived from a first bit in each parallel data word produced by the shift register.
Claim 5
Dependent Claim 23 words
The circuit defined in claims 1 or 3, wherein the interpreting stage includes a phase-locked loop responsive to periodicity of the output signals.
Claim 6
Dependent Claim 15 words
The circuit defined in claim 1, wherein the shift register is a 3-bit shift register.

References Cited (Backward Citations)

US2803702A Cited
US3550082A Cited
US3588364A Cited
US3619662A Cited
US3806806A Cited
US4087754A Cited
US4010323A Cited
US4122300A Cited
US4027266A Cited
US4215311A Cited
GB2040617A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-09-06 1986-03-08 1986-09-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-09-06 1990-03-08 1990-09-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-09-06 1994-03-08 1994-09-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag