← Back to Patent Explorer
US4339673A Expired / Lapsed US ⏱️ 0.0 years remaining

Driver circuits for automatic digital testing apparatus

Assignee: Fujitsu Services Ltd
•
Filing: 1980-03-12
•
Granted: 1982-07-13
•
Expires: 2000-03-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A driver circuit for use in testing either ECL (emitter-coupled logic) or TTL (transistor-transistor logic) devices. The circuit has a pair of variable reference voltages (V H ,V L ) for determining the logic levels 0 and 1. The circuit also has two termination networks (8,9) for ECL and TTL, which are selectively connected to the output of the driver circuit according to the value of one of the reference voltages (V L ). Preferably the circuit is formed as a hybrid network in which transistors from the same semiconductor slice are mounted on the same ceramic substrate.

Inventors

  • 👤 Graham A. Perry

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 10:14
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/018; H03K19/01837; G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31903; G01R31/31908; G01R31/31917; G01R31/31924; H03K19/017581

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 199 words
A driver circuit for automatic digital testing apparatus, comprising a switching circuit; a first signal input terminal by which a control signal may be applied to the switching circuit to cause the latter to adopt a related switching state, the switching circuit having a line terminating at a terminal for connection to the circuit to be tested; second and third signal input terminals to the switching circuit, first voltage producing means for producing a first variable reference voltage connected with the second input; second voltage producing means for producing a second variable reference voltage connected with the third input; first and second circuit to be tested matching circuits having different operational characteristics, a matching circuit control unit connected to control operation of the first and second matching circuits, said control unit being responsive to one of the reference voltages for connecting one or the other of the matching circuits to the output terminal in accordance with the magnitude of that reference voltage, said switching circuit being such as to produce at the output terminal a binary output signal having two levels representing the binary digits 0 and 1, the levels being determined respectively by the two reference voltage levels.
Claim 2
Dependent Claim 199 words
A driver circuit for automatic digital testing apparatus, comprising a switching circuit; a first signal input terminal by which a control signal may be applied to the switching circuit to cause the latter to adopt a related switching state, the switching circuit having a line terminating at a terminal for connection to the circuit to be tested; second and third signal input terminals to the switching circuit, first voltage producing means for producing a first variable reference voltage connected with the second input; second voltage producing means for producing a second variable reference voltage connected with the third input; first and second circuit to be tested matching circuits having different operational characteristics, a matching circuit control unit connected to control operation of the first and second matching circuits, said control unit being responsive to one of the reference voltages for connecting one or the other of the matching circuits to the output terminal in accordance with the magnitude of that reference voltage, said switching circuit being such as to produce at the output terminal a binary output signal having two levels representing the binary digits 0 and 1, the levels being determined respectively by the two reference voltage levels.
Claim 3
Dependent Claim 72 words
A driver circuit as claimed in claim 1, and in which the switching circuit includes voltage paths between the output terminal and the second and third input terminals, each including a plurality of transistors which are so arranged that, in operation, the voltage drops across the junctions cancel out so that the voltage at the output terminal is substantially equal to one or the other of the first and second reference voltages.
Claim 4
Dependent Claim 34 words
A driver circuit as claimed in claim 2, in which the switching circuit transistors are fabricated from the same area of a single silicon chip whereby the characteristics of the transistors are accurately matched.
Claim 5
Dependent Claim 35 words
A driver circuit as claimed in claim 3, and including a ceramic substrate upon which the transistors are mounted whereby during operation the material of the substrate acts as a heat sink for the transistors.
Claim 6
Dependent Claim 41 words
A driver circuit as claimed in claim 1 or 2 in which the first and second voltage producing means include voltage adjustment arrangements which enable adjustments of the first and second voltage levels within the range -2 volts to +4 volts.
Claim 7
Dependent Claim 29 words
A driver circuit as claimed in claim 1 and 2, wherein the first and second matching circuits contain circuit arrangements respectively suitable for matching of ECL and TTL devices.
Claim 8
Dependent Claim 42 words
A driver circuit as claimed in claim 1, in which the switching circuit includes a ceramic substrate; a plurality of integrated circuit chips mounted on the substrate, and conductive tracks on the substrate interconnecting the integrated circuit chips into a hybrid network.
Claim 9
Dependent Claim 48 words
A driver circuit as claimed in claim 1, and further including means for placing the switching circuit in a condition in which the voltage at the output terminal is independent of the first and second reference voltages, and is determined solely by external voltage received by the terminal.

References Cited (Backward Citations)

US3769522A Cited
US3986045A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-07-12 1986-01-11 1986-07-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-07-12 1990-01-11 1990-07-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-07-12 1994-01-11 1994-07-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag