Patent US4338637A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4338637A Expired / Lapsed US ⏱️ 0.0 years remaining

Variable scanning device

Assignee: Toshiba Corp
•
Filing: 1980-10-21
•
Granted: 1982-07-06
•
Expires: 2000-10-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A scanning device is capable of obtaining an image signal of one image line of a manuscript to be transmitted in a variable manner from the scanning output of the m (2≦m) divided lines at maximum of an image surface. When an image signal output request signal is supplied from a transmission processing unit before the scanning unit completes the read and scan operation of the nth (1≦n≦m) divided line, a control unit so controls that a memory unit obtains and transmits an image signal of the one image line from the scanning output signal up to the nth divided line. When the image signal output request signal is supplied before the scanning unit completes the read and scan operation of the (n+1)th divided line, the control unit so controls that the memory unit obtains and transmits an image signal of the one image line from the scanning otuput signal up to the (n+1)th divided line.

Inventors

  • 👤 Seizou Ueno

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 02:18
CPC Classifications
H; H04; H04N; H04N1/00; H04N1/04; H04N1/17

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 436 words
A variable scanning device comprising: a scanning unit which divides one image line of an image surface to be transmitted into m (2≦m) divided lines at maximum, scanning the divided lines and supplies a scanning pulse signal controlling the scanning, a scanning start signal indicating the start of scanning obtained in synchronism with said scanning pulse signal, and a scanning output signal obtained in synchronism with said scanning pulse signal, said scanning unit transmitting said image surface by one image line to be transmitted by inputting a subscanning signal; a memory unit connected to said scanning unit, which obtains an image signal from said scanning output signal supplied from said scanning unit for storing it in response to a write and read pulse signal and which transmits said image signal of one image line to be transmitted already stored therein; a transmission processing unit connected to said memory unit, which reads and encodes said image signal supplied from said memory unit for supplying it to a transmission line and which supplies an image signal output request signal; a latch unit connected to said transmission processing unit, to which is input said image signal output request signal supplied from said transmission processing unit for supplying an enabling signal; a control unit connected to said latch unit and said scanning unit, which is rendered operative by said enabling signal supplied from said latch unit for counting scanning start signals supplied from said scanning unit, said control unit supplying a gate signal for obtaining and supplying at said memory unit said image signal from said scanning output signal of up to the nth (1≦n≦m) divided line when another enabling signal is supplied from said latch unit while counting said scanning start signal corresponding to said nth divided line from said scanning unit, said control unit supplying a gate signal for obtaining and supplying at said memory unit said image signal from said scanning output signal up to the (n+1)th divided line when another enabling signal is supplied from said latch unit while counting said scanning start signal corresponding to said (n+1)th divided line from said scanning unit, said control unit also supplying subscanning signal; and a timing signal generating unit connected to said control unit, said scanning unit, said memory unit, and said transmission processing unit, which obtains a read pulse signal and a write and read signal from said scanning pulse signal supplied from said scanning unit and said gate signal supplied from said control unit for supplying said read pulse signal to said transmission processing unit and said write and read pulse signal to said memory unit.
Claim 2
Dependent Claim 436 words
A variable scanning device comprising: a scanning unit which divides one image line of an image surface to be transmitted into m (2≦m) divided lines at maximum, scanning the divided lines and supplies a scanning pulse signal controlling the scanning, a scanning start signal indicating the start of scanning obtained in synchronism with said scanning pulse signal, and a scanning output signal obtained in synchronism with said scanning pulse signal, said scanning unit transmitting said image surface by one image line to be transmitted by inputting a subscanning signal; a memory unit connected to said scanning unit, which obtains an image signal from said scanning output signal supplied from said scanning unit for storing it in response to a write and read pulse signal and which transmits said image signal of one image line to be transmitted already stored therein; a transmission processing unit connected to said memory unit, which reads and encodes said image signal supplied from said memory unit for supplying it to a transmission line and which supplies an image signal output request signal; a latch unit connected to said transmission processing unit, to which is input said image signal output request signal supplied from said transmission processing unit for supplying an enabling signal; a control unit connected to said latch unit and said scanning unit, which is rendered operative by said enabling signal supplied from said latch unit for counting scanning start signals supplied from said scanning unit, said control unit supplying a gate signal for obtaining and supplying at said memory unit said image signal from said scanning output signal of up to the nth (1≦n≦m) divided line when another enabling signal is supplied from said latch unit while counting said scanning start signal corresponding to said nth divided line from said scanning unit, said control unit supplying a gate signal for obtaining and supplying at said memory unit said image signal from said scanning output signal up to the (n+1)th divided line when another enabling signal is supplied from said latch unit while counting said scanning start signal corresponding to said (n+1)th divided line from said scanning unit, said control unit also supplying subscanning signal; and a timing signal generating unit connected to said control unit, said scanning unit, said memory unit, and said transmission processing unit, which obtains a read pulse signal and a write and read signal from said scanning pulse signal supplied from said scanning unit and said gate signal supplied from said control unit for supplying said read pulse signal to said transmission processing unit and said write and read pulse signal to said memory unit.
Claim 3
Dependent Claim 104 words
A variable scanning device as recited in claim 1, wherein said control unit comprises a scanning counter connected to said scanning unit for counting said scanning start signals from said scanning unit to supply counting signals; an OR gate circuit connected to said scanning counter for obtaining a logic sum of said counting signals from said scanning counter to supply a gate signal; and a control circuit connected to said scanning counter and said latch unit for obtaining and supplying a count enabling signal and a resetting signal from said enabling signal from said latch unit and said counting signals from said scanning counter.
Claim 4
Dependent Claim 248 words
A variable scanning device as recited in claim 2, wherein said scanning counter comprises a first inverter whose input terminal is connected to said scanning unit for inverting said scanning start signal from said scanning unit; a counter whose clock pulse terminal is connected to said first inverter, and whose count enabling terminal is connected to said control circuit for counting output signals from said first inverter and supplying a counting signal when said counting enabling signal is supplied from said control circuit; a second inverter whose input terminal is connected to an output terminal QA of said counter for inverting an output of said terminal QA; a third inverter whose input terminal is connected to an output QB of said counter for inverting an output of said terminal QB; a first AND gate circuit whose three input terminals are connected to the output terminal of said first inverter, the output terminal of said third inverter and said output terminal QA of said counter for obtaining a logic sum of signals supplied from said first inverter, said third inverter and said counter and for supplying a first counting signal; and a second AND gate circuit whose three input terminals are connected to said output terminal of said first inverter, the output terminal of said second inverter and the output QB of said counter for obtaining a logic sum of signals supplied from said first inverter, said second inverter and said counter and for supplying a second counting signal.
Claim 5
Dependent Claim 305 words
A variable scanning device as recited in claim 2, wherein said control circuit comprises a fourth inverter whose input terminal is connected to the output terminal of said first AND gate circuit for inverting said first counting signal supplied from said first AND gate circuit; a fifth inverter whose input terminal is connected to the output terminal of said second AND gate circuit for inverting said second counting signal supplied from said second AND gate circuit; a third AND gate circuit whose three input terminals are connected to the output terminals of said fourth and fifth inverters and to said latch unit for obtaining a logic sum of the inverted signals of said first and second counting signals and said enabling signal to supply a signal; a first flip-flop whose clock pulse input terminal is connected to the output terminal of said third AND gate circuit, and whose resetting terminal is connected to said latch unit for supplying a resetting signal from the output Q when said first and second counting signals are both "0" and said enabling signal is "1", a sixth inverter whose input terminal is connected to said output terminal Q of said flip-flop for inverting said resetting signal; a NAND gate circuit whose two input terminals are connected to the output terminal of said fourth inverter and said latch unit for obtaining a NAND of signals supplied therefrom to supply a signal; and a second flip-flop whose resetting terminal is connected to the output terminal of said NAND circuit, whose setting terminal is connected to the output terminal of said sixth inverter, whose clock pulse input terminal is connected to the output terminal of said fifth inverter, and whose output Q is connected to said scanning counter for supplying an enabling signal to said scanning counter from said output terminal Q.

References Cited (Backward Citations)

GB1174611A Cited
GB1181887A Cited
US3499975A Cited
US3723640A Cited
GB1370342A Cited
US3919464A Cited
US3876829A Cited
US4138693A Cited
US4237494A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-07-05 1986-01-04 1986-07-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-07-05 1990-01-04 1990-07-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-07-05 1994-01-04 1994-07-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag