Patent US4334197A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4334197A Expired / Lapsed US ⏱️ 0.0 years remaining

Power amplifier circuitry

Assignee: Trio KK
•
Filing: 1980-06-12
•
Granted: 1982-06-08
•
Expires: 2000-06-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A single-ended, push-pull, power amplifier circuit where switching distortion due to transistors and diodes is lessened.

Inventors

  • 👤 Kazumasa Otao

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 09:30
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/32; H03F1/3217; H03F3/00; H03F3/30; H03F3/3066

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 166 words
A singled-ended, push-pull, power amplifier circuit comprising a first inverted Darlington circuit including a first transistor, a second transistor and a first diode connected between the emitter of the first transistor and the collector of the second transistor, a load, a first resistor, the collector of the second transistor being connected to the load through the first resistor, a second inverted Darlington circuit including a third transistor, a fourth transistor and a second diode connected between the emitter of the third transistor and the collector of the fourth transistor, a second resistor, the collector of the fourth transistor being connected to the load through the second resistor, a bias voltage source for applying a bias voltage of fixed value between the bases of the first and the third transistors, a third resistor connected between the emitter of the first transistor and the collector of the fourth transistor, and a fourth resistor connected between the collector of the second transistor and the emitter of the third transistor.
Claim 2
Dependent Claim 166 words
A singled-ended, push-pull, power amplifier circuit comprising a first inverted Darlington circuit including a first transistor, a second transistor and a first diode connected between the emitter of the first transistor and the collector of the second transistor, a load, a first resistor, the collector of the second transistor being connected to the load through the first resistor, a second inverted Darlington circuit including a third transistor, a fourth transistor and a second diode connected between the emitter of the third transistor and the collector of the fourth transistor, a second resistor, the collector of the fourth transistor being connected to the load through the second resistor, a bias voltage source for applying a bias voltage of fixed value between the bases of the first and the third transistors, a third resistor connected between the emitter of the first transistor and the collector of the fourth transistor, and a fourth resistor connected between the collector of the second transistor and the emitter of the third transistor.
Claim 3
Dependent Claim 226 words
A power amplifier circuit as in claim 1 where said first inverted Darlington circuit between the first and second transistors includes a series circuit of the first diode, a fifth and a sixth resistor connected between the emitter of the first transistor and the collector of the second transistor, the common connection point between the first diode and the fifth resistor being connected to the load through said first receiver, where said second inverted Darlington circuit between the third and fourth transistors includes a series circuit of the second diode, a seventh and an eighth resistor connected between the emitter of the third transistor and the collector of the fourth transistor, the common connection point of the second diode and the seventh resistor being connected to the load through said second resistor, and where the power amplifier circuit includes a ninth resistor connected between the emitter of the first transistor and the collector of the second transistor, a tenth resistor connected between the emitter of the third transistor and the collector of the fourth transistor, said third resistor being connected between the common connection point of the seventh resistor and the eighth resistor and the emitter of the first transistor and said fourth resistor being connected between the common connection point of the fifth resistor and the sixth resistor and the emitter of the third transistor.
Claim 4
Dependent Claim 50 words
A power amplifier as in claim 2 where the product of the resistances of the fifth and tenth resistors substantially equals that of the first and fourth transistors and where the product of the resistances of the second and third resistors substantially equals that of the seventh and ninth resistors.
Claim 5
Dependent Claim 154 words
A power amplifier circuit as in claim 1 where the collector of the second transistor is connected to the load through a series circuit of a fifth resistor and said first resistor, the first diode is connected between the emitter of the first transistor and the common connection point of the first and fifth resistors, a sixth resistor is connected between the emitter of the first transistor and the collector of the second transistor to form said first inverted Darlington circuit, the collector of the fourth transistor is connected to the load through the series circuit of a seventh resistor and said second resistor, the second diode is connected between the emitter of the third transistor and the common connection point of the second and the seventh resistors, an eighth resistor is connected between the emitter of the third transistor and the collector of the fourth transistor to form said second inverted Darlington circuit.
Claim 6
Dependent Claim 50 words
A power amplifier circuit as in claim 4 where the product of the resistances of the sixth and seventh resistors substantially equals that of the second and third resistors and the product of the resistances of the fifth and eighth resistors substantially equals that of the first and fourth resistors.

References Cited (Backward Citations)

US3883813A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-06-07 1985-12-07 1986-06-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-06-07 1989-12-07 1990-06-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-06-07 1993-12-07 1994-06-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag