Patent US4322768A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4322768A Expired / Lapsed US ⏱️ 0.0 years remaining

Multi-terminal protective relay system

Assignee: Mitsubishi Electric Corp
•
Filing: 1981-03-18
•
Granted: 1982-03-30
•
Expires: 2001-03-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract At each of terminal connected to a protected line section a current is sampled at an identical high sampling frequency, digitized, encoded and transmitted to an associated one of the terminals with the digitized data registered in a first buffer memory. Those processes are conducted under the control of respective clock pulses. Also a receiver receives similar data from the associated terminal. The received data are decoded and registered in a second buffer memory under the control of control signals from the receiver. A shift register successively receives the data from the first buffer memory and shifts them through it under the control of a shifting pulse to compensate for a known transmission delay between the data in the two buffer memories. The shift register and the second buffer memory write respective data into a processing unit in response to a writing pulse having a pulse width of a sampling pulse multiplied by an integer from the processing unit. The processing unit compares two sets of data with each other to determine if a fault occurs within the protected section.

Inventors

  • 👤 Kouji Maeda
  • 👤 Tadahiro Goda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 06:05
CPC Classifications
H; H02; H02H; H02H7/00; H02H7/26; H02H7/261; H02H7/263; H02H3/00; H02H3/26; H02H3/28; H02H3/30; H02H3/305

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 168 words
A multi-terminal protective relay system for protecting a transmission line on the current differential principles comprising, at each of a plurality of terminals connected to a transmission line, means for drawing a current in the analog form flowing therethrough, analog-to-digital converter means, connected to said current drawing means, encoder means connected to said analog-to-digital converter means, transmitter means connected to said encoder means, receiver means, decoder means connected to said receiver means, first buffer memory means connected to said analog-to-digital means, second buffer memory means connected to said decoder means, transmission delay corrector means connected to said first buffer memory means, clock means for delivering control clock pulses to said analog-to-digital converter means, said encoder means, said transmitter means, said first buffer memory means, and said transmission delay corrector means, and processing means connected to both said transmission delay corrector means and said second buffer memory means thereby to eliminate the necessity of preparing a synchronizing signal for said analog-to-digital converter means disposed at said plurality of terminals.
Claim 2
Dependent Claim 168 words
A multi-terminal protective relay system for protecting a transmission line on the current differential principles comprising, at each of a plurality of terminals connected to a transmission line, means for drawing a current in the analog form flowing therethrough, analog-to-digital converter means, connected to said current drawing means, encoder means connected to said analog-to-digital converter means, transmitter means connected to said encoder means, receiver means, decoder means connected to said receiver means, first buffer memory means connected to said analog-to-digital means, second buffer memory means connected to said decoder means, transmission delay corrector means connected to said first buffer memory means, clock means for delivering control clock pulses to said analog-to-digital converter means, said encoder means, said transmitter means, said first buffer memory means, and said transmission delay corrector means, and processing means connected to both said transmission delay corrector means and said second buffer memory means thereby to eliminate the necessity of preparing a synchronizing signal for said analog-to-digital converter means disposed at said plurality of terminals.

References Cited (Backward Citations)

US3590368A Cited
US4183072A Cited
US4228476A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-03-29 1985-09-28 1986-03-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-03-29 1989-09-28 1990-03-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-03-29 1993-09-28 1994-03-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag