← Back to Patent Explorer
US4315239A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for producing a calibrated resistance element and integrated circuitry incorporating same

Assignee: STMicroelectronics SRL
•
Filing: 1980-08-13
•
Granted: 1982-02-09
•
Expires: 2000-08-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Filiform elements of predetermined resistivity, e.g. selectively destructible leads of an electrically programmable read-only memory, are formed on a semiconductor substrate such as a silicon body by first depositing thereon a layer of dielectric material such as SiO 2 and topping that layer with a conductive or nonconductive coating which is resistant to a chemical such as hydrofluoric acid capable of attacking the dielectric layer. Next, the top coating is partly destroyed by photolithographic treatment to leave at least one substantially rectangular patch. Thereafter, the dielectric layer is isotropically attacked by the aforementioned chemical with resulting reduction to about half its original thickness and concurrent lateral erosion of a patch-supporting pedestal of that layer whereby channels of generally semicylindrical concavity are formed around the periphery of this pedestal. The patch, if composed of conductive or semiconductive material, is then clad in an insulating envelope whereupon the dielectric layer and the patch are covered with a deposit of the desired electrical conductivity which could consist of doped polycrystalline silicon or of metal. Finally, this deposit is removed by chemical or ionic etching except in the channels of the pedestal and along a pair of parallel strips adjoining opposite pedestal sides whereby these strips remain electrically interconnected by filiform inserts left in the undercuts of the other two sides.

Inventors

  • 👤 Vincenzo Daniele
  • 👤 Giuseppe Corda
  • 👤 Andrea Ravaglia
  • 👤 Giuseppe Ferla

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 05:39
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/40; H10D1/47; H10P; H10P76/00; H10P76/40; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49082; Y10T29/49099

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 68 words
Integrated circuitry comprising a substrate covered with a dielectric layer forming a pedestal of greater height, a coating of different material on said pedestal, at least one exposed edge of said pedestal having an undercut of generally semicylindrical shape extending over the entire length thereof, and a filiform resistance element of complementary shape embedded in said undercut while being substantially flush with an overlying edge of said coating.
Claim 2
Dependent Claim 68 words
Integrated circuitry comprising a substrate covered with a dielectric layer forming a pedestal of greater height, a coating of different material on said pedestal, at least one exposed edge of said pedestal having an undercut of generally semicylindrical shape extending over the entire length thereof, and a filiform resistance element of complementary shape embedded in said undercut while being substantially flush with an overlying edge of said coating.
Claim 3
Dependent Claim 29 words
Integrated circuitry as defined in claim 1, further comprising a pair of conductor strips on said layer conductively connected to said resistance element at opposite ends of said undercut.
Claim 4
Dependent Claim 42 words
Integrated circuitry as defined in claim 2 wherein said pedestal is substantially rectangular with symmetrical undercuts and embedded filiform resistance elements on opposite sides, said conductor strips extending transversely to said sides and being connected in parallel to both said resistance elements.
Claim 5
Dependent Claim 25 words
Integrated circuitry as defined in claim 2 or 3 wherein said conductor strips and said resistance element have a height of less than one micron.
Claim 6
Dependent Claim 26 words
Integrated circuitry as defined in claim 1, 2 or 3 wherein said dielectric layer has a thickness substantially equal to the height of said resistance element.
Claim 7
Dependent Claim 17 words
Integrated circuitry as defined in claim 5 wherein the height of said resistance element is substantially 0.5μ.

References Cited (Backward Citations)

US4001762A Cited
US4057894A Cited
US4214917A Cited
US4228451A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-02-08 1985-08-10 1986-02-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-02-08 1989-08-10 1990-02-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-02-08 1993-08-10 1994-02-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag