← Back to Patent Explorer
US4310831A Expired / Lapsed US ⏱️ 0.0 years remaining

Pulse width modulated, push/pull digital to analog converter

Assignee: Texas Instruments Inc
•
Filing: 1980-02-04
•
Granted: 1982-01-12
•
Expires: 2000-02-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A pulse width modulated digital-to-analog converter for utilization in low voltage, integrated circuit speech synthesis circuitry. A digitally programmable shift register is utilized to generate a pulse, which is generally related to the magnitude of a digital signal. A programmable delay circuit provides finer resolution by converting the least significant digital bits of data into pulse width information of shorter duration than the minimum pulse width generated by the controllable shift register. Pulse width information generated by the shift register and delay circuit is applied to the bases of two crossconnected transistors to drive a speaker or voice coil.

Inventors

  • 👤 Alva E. Henderson
  • 👤 Gene A. Frantz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:22
CPC Classifications
G; G10; G10L; G10L13/00; G10L13/02; G10L13/04; G10L13/047; G09; G09B; G09B19/00; G09B19/06

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 113 words
A digital-to-analog converter circuit comprising: (a) full pulse width generating means responsive to a first plurality of digital values for selectively generating a variable pulse width which is a multiple of a basic period; (b) fractional pulse width generating means responsive to a second plurality of digital values for selectively generating a variable pulse width which is a fraction of said basic period; (c) pulse width coupling means for coupling the output of said full pulse width generating means and said fractional pulse width generating means; and (d) converting means for converting the output of said pulse width coupling means into analog signals representative of said first and second pluralities of digital values.
Claim 2
Dependent Claim 113 words
A digital-to-analog converter circuit comprising: (a) full pulse width generating means responsive to a first plurality of digital values for selectively generating a variable pulse width which is a multiple of a basic period; (b) fractional pulse width generating means responsive to a second plurality of digital values for selectively generating a variable pulse width which is a fraction of said basic period; (c) pulse width coupling means for coupling the output of said full pulse width generating means and said fractional pulse width generating means; and (d) converting means for converting the output of said pulse width coupling means into analog signals representative of said first and second pluralities of digital values.
Claim 3
Dependent Claim 24 words
The digital-to-analog converter circuit according to claim 1, wherein said first plurality of digital values comprises the most significant bits of a digital value.
Claim 4
Dependent Claim 24 words
The digital-to-analog converter circuit according to claim 1, wherein said second plurality of digital values comprises the least significant bits of a digital value.
Claim 5
Dependent Claim 21 words
The digital-to-analog converter circuit according to claim 1, wherein said full pulse width generating means comprises a digitally controllable shift register.
Claim 6
Dependent Claim 215 words
A speech synthesis system comprising: (a) input means for receiving frames of speech data, said frames of speech data comprising binary representations of pitch data, energy data and reflection coefficients; (b) speech synthesizer means for selectively converting said frames of speech data into digital signals representative of human speech; (c) digital-to-analog converter means coupled to said speech synthesizer means for converting said digital signals representative of human speech into analog signals, said digital-to-analog converter means comprising: (i) full pulse width generating means responsive to a first plurality of digital values for selectively generating a variable pulse width which is a multiple of a basic period, (ii) fractional pulse width generating means responsive to a second plurality of digital values for selectively generating a variable pulse width which is a fraction of said basic period, (iii) pulse width coupling means for coupling the outputs of said full pulse width generating means and said fractional pulse width generating means, and (iv) converter means for converting the output of said pulse width coupling means into analog signals representative of said first and second pluralities of digital values; and (d) audio means connected to the output of said digital-to-analog converter means for receiving analog signals therefrom and generating audible sound in the form of human speech in response thereto.
Claim 7
Dependent Claim 215 words
A speech synthesis system comprising: (a) input means for receiving frames of speech data, said frames of speech data comprising binary representations of pitch data, energy data and reflection coefficients; (b) speech synthesizer means for selectively converting said frames of speech data into digital signals representative of human speech; (c) digital-to-analog converter means coupled to said speech synthesizer means for converting said digital signals representative of human speech into analog signals, said digital-to-analog converter means comprising: (i) full pulse width generating means responsive to a first plurality of digital values for selectively generating a variable pulse width which is a multiple of a basic period, (ii) fractional pulse width generating means responsive to a second plurality of digital values for selectively generating a variable pulse width which is a fraction of said basic period, (iii) pulse width coupling means for coupling the outputs of said full pulse width generating means and said fractional pulse width generating means, and (iv) converter means for converting the output of said pulse width coupling means into analog signals representative of said first and second pluralities of digital values; and (d) audio means connected to the output of said digital-to-analog converter means for receiving analog signals therefrom and generating audible sound in the form of human speech in response thereto.

References Cited (Backward Citations)

US3648275A Cited
US3975587A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-01-11 1985-07-13 1986-01-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-01-11 1989-07-13 1990-01-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-01-11 1993-07-13 1994-01-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag