US4305010A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Excessive duty cycle and pulse width limiter
Assignee: Raytheon Co
•
Filing: 1979-08-23
•
Granted: 1981-12-08
•
Expires: 1999-08-23
Abstract
Abstract An excessive duty cycle and pulse width limiter comprises two constant current sources responsive to changes in a control input signal to provide a constant voltage charge and discharge current to a capacitor whose voltage level is sensed by a tripping circuit. The circuit effectively measures duty cycle and is used as a protective limiter, providing output pulse blanking signals to load circuitry.
Inventors
- 👤 Philip S. Wise
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 20:13
CPC Classifications
G; G01; G01R; G01R29/00; G01R29/02; G01R29/027; G01R29/0273
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
177 words
An excessive duty cycle and pulse width limiter comprising: a drive control circuit having an input and an output, said input being adapted for receiving a control input signal, a first constant current means having an input coupled to receive the output of said drive control circuit and having an output, a second constant current means having an input adapted to receive the output of said drive control circuit and having an output coupled to the output of said first constant current means, and a trip circuit having an input adapted to receive the outputs from said constant current means and having a load output adapted for changing signal levels supplied to a load, said trip circuit comprises a duty cycle averaging element adapted to receive the outputs of said constant current means, an input amplifier responsive to signals developed across said duty cycle averaging element, a trip circuit level detector having an input responsive to said input amplifier, and an output amplifier responsive to said level detector for controlling the voltage output of said trip circuit.
Claim 2
Dependent Claim
177 words
An excessive duty cycle and pulse width limiter comprising: a drive control circuit having an input and an output, said input being adapted for receiving a control input signal, a first constant current means having an input coupled to receive the output of said drive control circuit and having an output, a second constant current means having an input adapted to receive the output of said drive control circuit and having an output coupled to the output of said first constant current means, and a trip circuit having an input adapted to receive the outputs from said constant current means and having a load output adapted for changing signal levels supplied to a load, said trip circuit comprises a duty cycle averaging element adapted to receive the outputs of said constant current means, an input amplifier responsive to signals developed across said duty cycle averaging element, a trip circuit level detector having an input responsive to said input amplifier, and an output amplifier responsive to said level detector for controlling the voltage output of said trip circuit.
Claim 3
Dependent Claim
98 words
An excessive duty cycle and pulse width limiter as set forth in claim 1 wherein said duty cycle averaging element is a capacitor, said capacitor being coupled between the input of said trip circuit and ground for developing said constant current means output signals thereacross, said input amplifier is a transistor amplifier coupled to said capacitor for responding to signals developed thereacross, said detector is a transistor coupled to said input amplifier transistor and adapted for coupling an output signal to said output amplifier in response to detected input signals for controlling signal levels coupled to a load.
Claim 4
Dependent Claim
48 words
An excessive duty cycle and pulse width limiter as set forth in claim 2 wherein said drive control circuit is a NPN transistor having the base adapted to receive control input signals, the emitter coupled to ground, and the collector coupled to provide said drive control circuit output.
Claim 5
Dependent Claim
75 words
An excessive duty cycle and pulse width limiter as set forth in claim 3 wherein each of said first and second constant current means comprises a switching transistor coupled to receive the output of said drive control means, a transistor current generator coupled to said switching transistor and coupled as said input to said trip circuit, and a variable resistance coupled to said transistor current generator and adapted for controlling current and voltage supplied therethrough.
Claim 6
Dependent Claim
60 words
An excessive duty cycle and pulse width limiter as set forth in claim 4 and further comprising first and second temperature compensating means coupled respectively to said switching transistors of said constant current means, and a third temperature compensating means coupled to said level detector for providing negative temperature compensation to said transistors for substantially regulating the current output thereof.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-12-07 | 1985-06-08 | 1985-12-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-12-07 | 1989-06-08 | 1989-12-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-12-07 | 1993-06-08 | 1993-12-08 | $7700.00 | Window Closed / Lapsed |