← Back to Patent Explorer
US4301443A Expired / Lapsed US ⏱️ 0.0 years remaining

Bit enable circuitry for an image analyzer system

Assignee: ERIM International Inc
•
Filing: 1979-09-10
•
Granted: 1981-11-17
•
Expires: 1999-09-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus for analyzing patterns made up of a matrix of points, with each point being represented by a multi-bit digital electrical signal. The apparatus includes a chain of substantially identical serial neighborhood transformation stages. Each stage includes a plurality of input lines forming an input data bus, with each line carrying a particular bit in a digital electrical signal. The stage includes an analysis circuit portion for analyzing the pattern represented by the digital electrical signals. Selector means coupled to the input data bus are provided for selecting particular bits in the data signal for analysis by each stage. A central controller coupled to the selector means controls the selection of the particular bits in the data signal to be analyzed by each stage.

Inventors

  • 👤 Stanley R. Sternberg
  • 👤 Robert M. Lougheed

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 14:55
CPC Classifications
G; G06; G06T; G06T7/00; G06V; G06V10/00; G06V10/20; G06V10/36

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 87 words
In a system for analyzing images made up of a matrix of points, with each point being represented by a multibit digital data signal, said system including a chain of transformation stages for transforming said data signals into a new value depending upon the values of neighboring points in the image, the improvement comprising: means for selectively disabling the transformation of particular bits in the digital signals for a given stage such that said particular bits pass unmodified in value to a succeeding stage in the chain.
Claim 2
Dependent Claim 87 words
In a system for analyzing images made up of a matrix of points, with each point being represented by a multibit digital data signal, said system including a chain of transformation stages for transforming said data signals into a new value depending upon the values of neighboring points in the image, the improvement comprising: means for selectively disabling the transformation of particular bits in the digital signals for a given stage such that said particular bits pass unmodified in value to a succeeding stage in the chain.
Claim 3
Dependent Claim 145 words
Apparatus for analyzing patterns made up of a matrix of points, with each point being represented by a multibit digital data signal, said apparatus comprising: a chain of transformation stages; a plurality of input lines, one each for a particular bit in the digital data signal representing said points in a pattern, operative to form an input data bus for each stage; each stage including analyzing means for analyzing the pattern represented by the digital data signals; selector means coupled to said input data bus for selecting only particular bits in said data signal for analysis by its associated stage, operative to pass nonselected bits of the same data signal unmodified to a succeeding stage in the chain; and central controller means coupled to said selector means for altering the selection of the particular bits in the data signals to be analyzed by each stage.
Claim 4
Dependent Claim 145 words
Apparatus for analyzing patterns made up of a matrix of points, with each point being represented by a multibit digital data signal, said apparatus comprising: a chain of transformation stages; a plurality of input lines, one each for a particular bit in the digital data signal representing said points in a pattern, operative to form an input data bus for each stage; each stage including analyzing means for analyzing the pattern represented by the digital data signals; selector means coupled to said input data bus for selecting only particular bits in said data signal for analysis by its associated stage, operative to pass nonselected bits of the same data signal unmodified to a succeeding stage in the chain; and central controller means coupled to said selector means for altering the selection of the particular bits in the data signals to be analyzed by each stage.
Claim 5
Dependent Claim 99 words
The apparatus of claim 1 wherein each stage comprises: neighborhood extraction means including a plurality of digital storage devices for temporarily storing a neighborhood in the matrix comprised of a central data point and its surrounding points in the matrix, with the storage device for the center cell having a plurality of output lines, each line associated with a particular bit of the data signal; and transformation generator means coupled to the center cell storage device for generating a transformation output signal of a selected value depending upon the analysis of the signals contained in the neighborhood extraction means.
Claim 6
Dependent Claim 15 words
The apparatus of claim 1 wherein said selector means is coupled to said transformation means.
Claim 7
Dependent Claim 51 words
The apparatus of claim 4 which further comprises decoder means for receipt of said multi-bit signal and multi-bit control signals from said selector means, operative to provide an active output signal to the neighborhood extraction means indicating that selected bits in the data signal are to be analyzed in that stage.
Claim 8
Dependent Claim 36 words
The apparatus of claim 5 wherein said selector means further comprises code select means for providing a digital enabling code, with each bit in the code controlling the selection of bits for analysis in the stage.
Claim 9
Dependent Claim 58 words
The apparatus of claim 6 which further comprises logic network means including bi-stable means coupled to the controller means, and logic devices connected to the bi-stable means for generating said enabling code over a plurality of output lines, each line associated with a subset of data bits to be selected for use in the analysis in that stage.
Claim 10
Dependent Claim 56 words
The apparatus of claim 7 wherein said transformation generator means includes a plurality of logical decision gates, each gate having one input coupled to a line from said logic network and another input coupled to a line associated with the corresponding bit from the storage device in the neighborhood extraction means containing the central data point.
Claim 11
Dependent Claim 80 words
The apparatus of claim 8 wherein said transformation generator means includes a multiplexer means having a first set of input lines coupled to the center data point storage device and a second set of input lines coupled to the output of said decisional gates, operative to provide data associated with either said first or second set of inputs at its output depending upon whether a transformation is to be generated for the particular points contained in the neighborhood extraction means.
Claim 12
Dependent Claim 49 words
The apparatus of claim 9 wherein the decisional gates pass the unmodified value of a bit associated with the center data point storage device upon receipt of a signal from the logic network of the selector means indicating that said bit was not selected for analysis in that stage.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-11-16 1985-05-18 1985-11-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-11-16 1989-05-18 1989-11-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-11-16 1993-05-18 1993-11-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag