Patent US4300430A successfully refreshed from Google Patents.
US4300430A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Chord recognition system for an electronic musical instrument
Assignee: Marmon Co
•
Filing: 1978-06-07
•
Granted: 1981-11-17
•
Expires: 1998-06-07
Abstract
Abstract A chord recognition system for an electronic musical instrument, namely an electronic organ. A shift register receives data information from the keying lines of selected playing keys. The pattern of the received data is compared against selected normalized chord patterns in a program logic array to determine if the note input sequence is in a known musical relationship such as major, minor, minor sixth, seventh or others. A chord logic circuit receives the information from the programmed logic circuit and further reduces the information to output signals indicating a major, minor, or seventh chord and a pattern found signal. If no chord pattern is detected in the input data sequence, the register shifts the data on its first input line to its last input line and all other data is transferred downward accordingly. A counter sequences at each shift of the data input information. The shifted data is now compared in the programmed logic array as described above. This operation is repeated until a pattern match is found or an entire shift cycle is complete. The type of chord being played is indicated by the output of the chord logic circuit and the root or alphabetic key of the chord being played is indicated by the output of the counter. Each step of the counter indicates a different root or tonic note. Thus, the system recognizes normalized chord patterns and tracks the alphabetic key for recognizable chord patterns. The output from the chord logic circuit and the counter are used as inputs to other organ circuits such as a visual display circuit to illustrate to the organist the chord being played.
Inventors
- 👤 Angelo A. Bione
- 👤 Robert J. Sehnert
- 👤 Horace E. Taylor
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 06:43
CPC Classifications
G; G10; G10H; G10H1/00; G10H1/36; G10H1/38; G10H1/383; G10H1/18; G10H1/182; G10H2210/00; G10H2210/571; G10H2210/581; G10H2210/621; G10H2210/626; Y; Y10; Y10S; Y10S84/00; Y10S84/22
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
178 words
A chord recognition system providing a plurality of output recognition signals for use in an electronic organ having a plurality of lines with keying data and an output circuit responsive to at least one of said recognition signals, said chord recognition system comprising: storage means for receiving said keying data and having a plurality of output signals corresponding to said keying data; pattern identification means responsive to said plurality of output signals of said storage means for recognizing the relationship between said keying data and a normalized chord pattern; said pattern identification means having a chord pattern output signal and a pattern found output signal if said keying data matches a normalized chord pattern; control ciruit for providing a shift signal to said storage means for repositioning said keying data; calculation means responsive to said shift signal for providing a data move output signal representing the number of shifts of said storage means; and, said control circuit responsive to said pattern found output signal of said pattern identification means for disabling said storage means and said calculation means.
Claim 2
Dependent Claim
178 words
A chord recognition system providing a plurality of output recognition signals for use in an electronic organ having a plurality of lines with keying data and an output circuit responsive to at least one of said recognition signals, said chord recognition system comprising: storage means for receiving said keying data and having a plurality of output signals corresponding to said keying data; pattern identification means responsive to said plurality of output signals of said storage means for recognizing the relationship between said keying data and a normalized chord pattern; said pattern identification means having a chord pattern output signal and a pattern found output signal if said keying data matches a normalized chord pattern; control ciruit for providing a shift signal to said storage means for repositioning said keying data; calculation means responsive to said shift signal for providing a data move output signal representing the number of shifts of said storage means; and, said control circuit responsive to said pattern found output signal of said pattern identification means for disabling said storage means and said calculation means.
Claim 3
Dependent Claim
24 words
A chord recognition system as set forth in claim 1 wherein said data move output signal represents the alphabetic note of said keying data.
Claim 4
Dependent Claim
29 words
A chord recognition system as set forth in claim 2 wherein said chord pattern output signal of said pattern identification means represents a chord pattern in said keying data.
Claim 5
Dependent Claim
27 words
A chord recognition system as set forth in claim 1 or 3 wherein said pattern identification means eliminates conflicts between the alphabetic notes forming normalized chord patterns.
Claim 6
Dependent Claim
34 words
A chord recognition system as set forth in claim 1 wherein said storage means is a shift register having a plurality of input lines each connected to one of said lines with keying data.
Claim 7
Dependent Claim
53 words
A chord recognition system as set forth in claim 1 or 5 wherein said pattern identification means comprises: a programmed logic array responsive to said output signals from said storage means and having a plurality of output signals; and, a chord logic circuit responsive to said output signals of said programmed logic array.
Claim 8
Dependent Claim
65 words
A chord recognition system as set forth in claim 1 wherein said output circuit comprises: a decoder circuit responsive to said data move output signal of said calculation circuit and having a plurality of note output lines; and, illumination means responsive to said note output lines of said decoder circuit and said chord pattern output signal for indicating the alphabetic chord of said keying data.
Claim 9
Dependent Claim
58 words
A chord recognition system as set forth in claim 1 further comprising: latch means responsive to said calculation means for providing a default output signal if said data move output signal exceeds a predetermined value; and, said control circuit responsive to said default output signal of said latch means for disabling said storage means and said calculation means.
Claim 10
Dependent Claim
90 words
A chord recognition system as set forth in claim 8 wherein said output circuit comprises: a decoder circuit responsive to said data move output signal of said calculation circuit and having a plurality of note output lines; illumination means responsive to said note output lines of said decoder circuit and said chord pattern output signal for indicating the alphabetic chord of said keying data; and, said illumination means further responsive to said default output signal of said latch to indicate that said keying data is not a recognizable chord pattern.
Claim 11
Dependent Claim
212 words
A chord recognition system providing a plurality of output recognition signals for use in an electronic organ having a keyboard, a plurality of lines with keying data connected to said keyboard and an output circuit responsive to at least one of said recognition signals, said chord recognition system comprising: register means having a plurality of input lines responsive to at least some of said plurality of lines with keying data and having a plurality of output signals corresponding to said keying data; pattern identification means having a plurality of normalized chord patterns and being responsive to said output signals of said register means for comparing said keying data with said normalized chord patterns: said pattern identification means providing a chord pattern output signal and a pattern found output signal when said keying data matches one of said normalized chord patterns; a control circuit for providing a shift signal to said register for repositioning said keying data when no match is determined in said pattern identification means; a counter circuit responsive to said shift signal for providing a data move output signal representing the number of shifts of said register; and, said control circuit responsive to said pattern found output signal of said pattern identification means for disabling said register and said counter.
Claim 12
Dependent Claim
212 words
A chord recognition system providing a plurality of output recognition signals for use in an electronic organ having a keyboard, a plurality of lines with keying data connected to said keyboard and an output circuit responsive to at least one of said recognition signals, said chord recognition system comprising: register means having a plurality of input lines responsive to at least some of said plurality of lines with keying data and having a plurality of output signals corresponding to said keying data; pattern identification means having a plurality of normalized chord patterns and being responsive to said output signals of said register means for comparing said keying data with said normalized chord patterns: said pattern identification means providing a chord pattern output signal and a pattern found output signal when said keying data matches one of said normalized chord patterns; a control circuit for providing a shift signal to said register for repositioning said keying data when no match is determined in said pattern identification means; a counter circuit responsive to said shift signal for providing a data move output signal representing the number of shifts of said register; and, said control circuit responsive to said pattern found output signal of said pattern identification means for disabling said register and said counter.
Claim 13
Dependent Claim
55 words
A chord recognition system as set forth in claim 10 further comprising: latch means responsive to said counter for providing a default output signal if said data move output signal exceeds a predetermined value; and, said control circuit responsive to said default output signal of said latch means for disabling said register and said counter.
Claim 14
Dependent Claim
24 words
A chord recognition system as set forth in claim 11 wherein said data move output signal represents the alphabetic note of said keying data.
Claim 15
Dependent Claim
29 words
A chord recognition system as set forth in claim 12 wherein said chord pattern output signal of said pattern identification means represents a chord pattern in said keying data.
Claim 16
Dependent Claim
25 words
A chord recognition system as set forth in claim 13 wherein said pattern identification means eliminates conflicts between the alphabetic notes forming normalized chord patterns.
Claim 17
Dependent Claim
67 words
A chord recognition system as set forth in claim 13 or 14 wherein said output circuit comprises: a decoder circuit responsive to said data move output signal of said counter circuit and having a plurality of note output lines; and, illumination means responsive to said note output lines of said decoder circuit and said chord pattern output signal for indicating the alphabetic chord of said keying data.
Claim 18
Dependent Claim
37 words
A chord recognition system as set forth in claim 15 wherein said illumination means is further responsive to said default output signal of said latch to indicate that said keying data is not a recognizable chord pattern.
Claim 19
Dependent Claim
153 words
A chord recognition system providing a plurality of output recognition signals for use in an electronic organ having a plurality of lines with keying data and an output circuit responsive to at least one of said recognition signals, said chord recognition system comprising: storage means for receiving said keying data and having a plurality of output signals corresponding to said keying data; pattern identification means responsive to said plurality of output signals of said storage means for recognizing the relationship between said keying data and a normalized chord pattern; said pattern identification means having a chord pattern output signal and a pattern found output signal if said keying data matches a normalized chord pattern; control circuit for providing a shift signal to said storage means for repositioning said keying data; calculation means responsive to said shift signal for providing a data move output signal representing the number of shifts of said storage means.
Claim 20
Dependent Claim
153 words
A chord recognition system providing a plurality of output recognition signals for use in an electronic organ having a plurality of lines with keying data and an output circuit responsive to at least one of said recognition signals, said chord recognition system comprising: storage means for receiving said keying data and having a plurality of output signals corresponding to said keying data; pattern identification means responsive to said plurality of output signals of said storage means for recognizing the relationship between said keying data and a normalized chord pattern; said pattern identification means having a chord pattern output signal and a pattern found output signal if said keying data matches a normalized chord pattern; control circuit for providing a shift signal to said storage means for repositioning said keying data; calculation means responsive to said shift signal for providing a data move output signal representing the number of shifts of said storage means.
Claim 21
Dependent Claim
32 words
A chord recognition system as set forth in claim 17 where said control circuit is responsive to said pattern found output signal of said pattern identification means for disabling said calculation means.
Claim 22
Dependent Claim
24 words
A chord recognition system as set forth in claim 18 wherein said data move output signal represents the alphabetic note of said keying data.
Claim 23
Dependent Claim
29 words
A chord recognition system as set forth in claim 19 wherein said chord pattern output signal of said pattern identification means represents a chord pattern in said keying data.
Claim 24
Dependent Claim
27 words
A chord recognition system as set forth in claim 17 or 20 wherein said pattern identification means eliminates conflicts between the alphabetic notes forming normalized chord patterns.
Claim 25
Dependent Claim
34 words
A chord recognition system as set forth in claim 18 wherein said storage means is a shift register having a plurality of input lines each connected to one of said lines with keying data.
Claim 26
Dependent Claim
51 words
A chord recognition system as set forth in claim 22 wherein said pattern identification means comprises: a programmed logic array responsive to said output signals from said storage means and having a plurality of output signals; and a chord logic circuit responsive to said output signals of said programmed logic array.
Claim 27
Dependent Claim
65 words
A chord recognition system as set forth in claim 18 wherein said output circuit comprises: a decoder circuit responsive to said data move output signal of said calculation circuit and having a plurality of note output lines; and, illumination means responsive to said note output lines of said decoder circuit and said chord pattern output signal for indicating the alphabetic chord of said keying data.
Claim 28
Dependent Claim
58 words
A chord recognition system as set forth in claim 18 further comprising: latch means responsive to said calculation means for providing a default output signal if said data move output signal exceeds a predetermined value; and, said control circuit responsive to said default output signal of said latch means for disabling said storage means and said calculation means.
References Cited (Backward Citations)
US3825667A
Cited
US4019417A
Cited
US4059039A
Cited
US4065993A
Cited
US4142433A
Cited
US4138918A
Cited
US4144788A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-11-16 | 1985-05-18 | 1985-11-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-11-16 | 1989-05-18 | 1989-11-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-11-16 | 1993-05-18 | 1993-11-17 | $7700.00 | Window Closed / Lapsed |