Patent US4300173A successfully refreshed from Google Patents.
US4300173A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data recording and reading circuitry
Assignee: Orbital Sciences LLC
•
Filing: 1980-02-01
•
Granted: 1981-11-10
•
Expires: 2000-02-01
Abstract
Abstract Circuitry for recording and subsequently reading magnetic tape recorded binary data without tape flutter. The circuitry includes time base correction circuitry to assure a precise crystal controlled data output and a precise long-term data output speed to thereby assure against loss of data being transmitted from the system during a fixed time frame.
Inventors
- 👤 Murray T. Harris
- 👤 Curtis D. Solheim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 07:49
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/12; G11B20/1201; G11B20/1202; G11B20/14; G11B20/1403; G11B20/1407; G11B20/1419
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
158 words
Data reading circuitry for removing mechanically induced flutter from first binary data signals recorded on mechanically driven recording media, said circuitry comprising: transducing means positionable with respect to said recording media for sensing data signals recorded thereon and for producing corresponding electrical data signals; signal processing circuitry coupled to said transducing means for forming said electrical data signals into second binary data signals similar to the originally recorded first binary data signals but subject to mechanically induced flutter; clock generating circuitry associated with said signal processing circuitry for deriving first clock pulses from said electrical data signals; oscillator means for providing precisely timed second clock pulses; and correcting circuitry including a first-in-first-out register coupled to said signal processing circuitry and responsive to said first and second clock pulses for receiving said second binary data signals in accordance with said first clock pulse rate and for clocking out said second binary data signals at said second clock pulse rate.
Claim 2
Dependent Claim
158 words
Data reading circuitry for removing mechanically induced flutter from first binary data signals recorded on mechanically driven recording media, said circuitry comprising: transducing means positionable with respect to said recording media for sensing data signals recorded thereon and for producing corresponding electrical data signals; signal processing circuitry coupled to said transducing means for forming said electrical data signals into second binary data signals similar to the originally recorded first binary data signals but subject to mechanically induced flutter; clock generating circuitry associated with said signal processing circuitry for deriving first clock pulses from said electrical data signals; oscillator means for providing precisely timed second clock pulses; and correcting circuitry including a first-in-first-out register coupled to said signal processing circuitry and responsive to said first and second clock pulses for receiving said second binary data signals in accordance with said first clock pulse rate and for clocking out said second binary data signals at said second clock pulse rate.
Claim 3
Dependent Claim
61 words
The circuitry claimed in claim 1 wherein said correcting circuitry includes long-term variation correction circuitry responsive to said first and second clock pulses and to said second binary data pulses for selectively inhibiting said first and second clock pulses from said first-in-first-out register for maintaining a constant predetermined number of bits of said second binary data pulses in said first-in-first-out register.
Claim 4
Dependent Claim
56 words
The circuitry claimed in claim 2 wherein said first binary data signals are recorded on said recording media in alternate data sections and reservoir sections, said reservoir sections providing a compressible and expandable sink for said second binary data signals clocked in and out of said first-in-first-out register by said inhibited first and second clock pulses.
Claim 5
Dependent Claim
36 words
The circuitry claimed in claim 3 wherein said first binary data signals are recorded on said recording media in tone bursts having an optimum recording frequency; and said signal processing circuitry includes tone burst demodulating circuitry.
Claim 6
Dependent Claim
93 words
The circuitry claimed in claim 4 wherein said tone bursts are modulated with bi-phase signals, each of said bi-phase signals comprising an alternate high and low pulse portion, each high and low portion having a first predetermined width to represent a first binary data signal pulse of a first state, and a second predetermined width for representing a first binary data signal pulse of a second state; and wherein said signal processing circuitry includes converting circuitry coupled to said tone burst demodulating circuitry for converting said bi-phase signals into second binary data signals.
Claim 7
Dependent Claim
59 words
The circuitry claimed in claim 5 wherein said bi-phase signals comprise pairs of alternate high and low portions of equal width, and wherein the total width of a high-low pair representing a high state of said first binary data signal is half the total width of a high-low pair representing a low state of said first binary data signal.
Claim 8
Dependent Claim
73 words
The circuitry claimed in claim 6 wherein said recording media is a magnetic recording tape recorded at a selected one of two tape speeds and read back by said transducer at a selected one of three playback speeds; and wherein said signal processing circuitry includes speed control circuitry coupled to said oscillator means for varying the frequency of said second clock pulses in accordance with said selected one of said three playback speeds.
Claim 9
Dependent Claim
53 words
The circuitry claimed in claim 7 wherein said oscillator means is a crystal controlled oscillator simultaneously generating a plurality of precision output signals; and wherein said speed control circuitry controls multiplexing circuitry coupled to the output of said crystal oscillator for the selection of second clock pulses and operational signals of varying frequencies.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-11-09 | 1985-05-11 | 1985-11-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-11-09 | 1989-05-11 | 1989-11-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-11-09 | 1993-05-11 | 1993-11-10 | $7700.00 | Window Closed / Lapsed |