US4298951A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nth Root processing apparatus
Assignee: Bunker Ramo Corp
•
Filing: 1979-11-30
•
Granted: 1981-11-03
•
Expires: 1999-11-30
Abstract
Abstract A square root processing apparatus wherein an unknown number is sequentially squared and compared to a number whose square root is to be determined. The result of each comparison determines the state of a bit in the square root being determined. More specifically, the square root processor includes a Y register containing a number whose square root is to be determined, and an X register which is used to develop the square root of the contents of the Y register. The apparatus provides a means for initially setting the most significant bit stage of the X register to one, the remaining bit stages containing zeros. The contents of the X register are then squared by a high speed digital multiplier and compared with the contents of the Y register. If the squared number is greater than the contents of the Y register, the most significant bit stage of the X register is reset to zero. The apparatus then sets the next most significant bit stage of the X register to one and repeats the above-described sequence. The apparatus provides a means for repeating this process until all bit stages in the X register have been tested and determined, the contents of the X register then defining the square root of the number contained in the Y register.
Inventors
- 👤 Stanley R. Hall
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 06:17
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/544; G06F7/552; G06F7/5525
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
344 words
A processor for determining the square root of a predetermined multibit binary number (Y) comprising: a first register comprised of multiple bit stages for storing said binary number (Y); a second register comprised of multiple bit stages including a most significant bit stage and stages of successively lesser significance including a least significant bit stage; a high speed digital multiplier having multiplier input terminals, multiplicand input terminals and product output terminals and including means responsive to the application of signals representative of first and second binary numbers to said multiplier and multiplicand input terminals respectively for producing binary signals representative of the product of said first and second binary numbers on said product output terminals; means connecting said second register to both the multiplier and multiplicand input terminals of said multiplier; magnitude comparison means having first and second input terminals and an output terminal, and including means for developing a first output signal on said output terminal if a number applied to said first input terminal exceeds a number applied to said second input terminal and a second output signal on said output terminal if a number applied to said second input terminal exceeds a number applied to said first input terminal; means respectively connecting said first register and said multiplier product output terminals to said comparison means first and second input terminal; initializing means for initially writing a binary zero to each stage of said second register; addressing means for addressing said stages of said second register sequentially from said most to said least significant bit stage to write a binary one in each stage; a clock pulse generator; a bit counter responsive to said clock pulse generator for generating indexing signals; and means responsive to said indexing signals and said first output signal on said comparison means output terminal for incrementing said addressing means to address a succeeding stage and responsive to said second output signal on said magnitude comparison means output terminal for writing a binary zero into the addressed stage of said second register prior to addressing a succeeding stage.
Claim 2
Dependent Claim
344 words
A processor for determining the square root of a predetermined multibit binary number (Y) comprising: a first register comprised of multiple bit stages for storing said binary number (Y); a second register comprised of multiple bit stages including a most significant bit stage and stages of successively lesser significance including a least significant bit stage; a high speed digital multiplier having multiplier input terminals, multiplicand input terminals and product output terminals and including means responsive to the application of signals representative of first and second binary numbers to said multiplier and multiplicand input terminals respectively for producing binary signals representative of the product of said first and second binary numbers on said product output terminals; means connecting said second register to both the multiplier and multiplicand input terminals of said multiplier; magnitude comparison means having first and second input terminals and an output terminal, and including means for developing a first output signal on said output terminal if a number applied to said first input terminal exceeds a number applied to said second input terminal and a second output signal on said output terminal if a number applied to said second input terminal exceeds a number applied to said first input terminal; means respectively connecting said first register and said multiplier product output terminals to said comparison means first and second input terminal; initializing means for initially writing a binary zero to each stage of said second register; addressing means for addressing said stages of said second register sequentially from said most to said least significant bit stage to write a binary one in each stage; a clock pulse generator; a bit counter responsive to said clock pulse generator for generating indexing signals; and means responsive to said indexing signals and said first output signal on said comparison means output terminal for incrementing said addressing means to address a succeeding stage and responsive to said second output signal on said magnitude comparison means output terminal for writing a binary zero into the addressed stage of said second register prior to addressing a succeeding stage.
Claim 3
Dependent Claim
324 words
A processor for determining the square root of a predetermined binary number (Y) comprising: a memory register having a plurality of bit stages each of which corresponds to a bit of a binary number to be determined (X); setting means for successively setting each of said bit stages to a one beginning with the bit state corresponding to the most significant bit of said number to be determined (X) and ending with the bit stage corresponding to the least significant bit of said number to be determined (X), said setting means comprising: a bit address means for sequentially addressing in a predetermined order each of said memory register bit stages; and a set generator for providing a set signal at predetermined intervals to said bit address means, said set signal causing said addressed bit stage to be set to a one; a clock pulse generator; a bit counter responsive to said clock pulse generator for generating indexing signals for causing said bit address means to address the next of said bit stages in accordance with said predetermined order; multiplication means for squaring the binary number defined by the contents of said memory register bit stages each time one of said bit stages is set to one; comparing means responsive to the squared binary number provided by said multiplication means and said predetermined binary number (Y); and resetting means responsive to said comparing means for resetting said bit stage last set to zero if the squared binary number provided by said multiplication means is greater than said predetermined binary number (Y) whereby each of said memory register bit stages is sequentially set to a one and then reset, if necessary, by said resetting means, the contents of said memory register thus defining the square root of said predetermined binary number (Y) after the bit stage corresponding to the least significant bit of said number to be determined has been set and then reset, if necessary.
Claim 4
Dependent Claim
324 words
A processor for determining the square root of a predetermined binary number (Y) comprising: a memory register having a plurality of bit stages each of which corresponds to a bit of a binary number to be determined (X); setting means for successively setting each of said bit stages to a one beginning with the bit state corresponding to the most significant bit of said number to be determined (X) and ending with the bit stage corresponding to the least significant bit of said number to be determined (X), said setting means comprising: a bit address means for sequentially addressing in a predetermined order each of said memory register bit stages; and a set generator for providing a set signal at predetermined intervals to said bit address means, said set signal causing said addressed bit stage to be set to a one; a clock pulse generator; a bit counter responsive to said clock pulse generator for generating indexing signals for causing said bit address means to address the next of said bit stages in accordance with said predetermined order; multiplication means for squaring the binary number defined by the contents of said memory register bit stages each time one of said bit stages is set to one; comparing means responsive to the squared binary number provided by said multiplication means and said predetermined binary number (Y); and resetting means responsive to said comparing means for resetting said bit stage last set to zero if the squared binary number provided by said multiplication means is greater than said predetermined binary number (Y) whereby each of said memory register bit stages is sequentially set to a one and then reset, if necessary, by said resetting means, the contents of said memory register thus defining the square root of said predetermined binary number (Y) after the bit stage corresponding to the least significant bit of said number to be determined has been set and then reset, if necessary.
Claim 5
Dependent Claim
31 words
The processor of claim 2 wherein said bit counter is further responsive to said clock pulse generator for generating a signal for causing said set generator to provide a set signal.
Claim 6
Dependent Claim
15 words
The processor of claim 2 wherein said multiplication means comprises a high speed digital multiplier.
Claim 7
Dependent Claim
58 words
The processor of claim 2 wherein said resetting means comprises: a reset pulse generator for generating a reset pulse each time the squared binary number provided by said multiplication means is greater than said predetermined binary number (Y); and means for providing said reset pulse to said bit address means thereby resetting to zero said addressed bit stage.
Claim 8
Dependent Claim
218 words
A process for determining N roots of a binary number (Y) comprising: a memory register having a plurality of bit stages the contents of which are to define a number to be determined (X); a bit address means for sequentially addressing in a predetermined order each of said memory register bit stages; a set generator for providing a set signal at predetermined intervals to said bit address means, said set signal causing said addressed bit stage to be set to a one; a clock pulse generator; a bit counter responsive to said clock pulse generator for generating indexing signals for causing said bit address means to address the next of said bit stages in accordance with said predetermined order; means for raising the binary number defined by the contents of said bit stages to the Nth power; comparison means for determining if said raised number is greater than said binary number (Y); and resetting means responsive to said comparison means for storing a zero in the bit stage last set to a "one" if said raised number is greater than said binary number (Y), the contents of said memory register after each of said bit stages has been set to one and then configured according to said resetting means defining the Nth root of said binary number (Y).
Claim 9
Dependent Claim
218 words
A process for determining N roots of a binary number (Y) comprising: a memory register having a plurality of bit stages the contents of which are to define a number to be determined (X); a bit address means for sequentially addressing in a predetermined order each of said memory register bit stages; a set generator for providing a set signal at predetermined intervals to said bit address means, said set signal causing said addressed bit stage to be set to a one; a clock pulse generator; a bit counter responsive to said clock pulse generator for generating indexing signals for causing said bit address means to address the next of said bit stages in accordance with said predetermined order; means for raising the binary number defined by the contents of said bit stages to the Nth power; comparison means for determining if said raised number is greater than said binary number (Y); and resetting means responsive to said comparison means for storing a zero in the bit stage last set to a "one" if said raised number is greater than said binary number (Y), the contents of said memory register after each of said bit stages has been set to one and then configured according to said resetting means defining the Nth root of said binary number (Y).
Claim 10
Dependent Claim
43 words
The processor of claim 6 in which N equals 2, said means for raising comprises multiplication means for squaring the binary number defined by the contents of said memory register bit stages each time one of said bit stages is set to one.
References Cited (Backward Citations)
US3610904A
Cited
US3906210A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-11-02 | 1985-05-04 | 1985-11-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-11-02 | 1989-05-04 | 1989-11-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-11-02 | 1993-05-04 | 1993-11-03 | $7700.00 | Window Closed / Lapsed |