US4293941A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory access control system in vector processing system
Assignee: Fujitsu Ltd
•
Filing: 1979-05-21
•
Granted: 1981-10-06
•
Expires: 1999-05-21
Abstract
Abstract A memory access control system in a vector processing system comprises a memory unit, a memory device, address holding registers, a shift register and data buffer registers. The memory access control system distinguishes each vector data read out from the memory unit based upon the address holding registers by the output of the shift register. The shift register stores vector element numbers indicated by the memory device and transfers same to the data buffer registers. Each number from 0 to n-1, of a vector A composed of n elements a 0 , a 1 , a 2 , . . . a n-1 , is a vector element number and each data, from a 0 to a n-1 , is vector element data.
Inventors
- 👤 Takatoshi Muraoka
- 👤 Keiichiro Uchida
- 👤 Minoru Koshino
- 👤 Masanori Motegi
- 👤 Shigeru Nagasawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 00:45
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/76; G06F7/78; G06F7/785; G06F13/00; G06F13/14; G06F13/16; G06F15/00; G06F15/76; G06F15/80; G06F15/8053; G06F15/8076
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
184 words
A memory access control system for a memory unit in a data processing system for reading out element data from the memory unit and providing sequential data processing, especially for vector processing, said memory access control system comprising address holding register means for holding addresses which indicate where the element data is stored when an element address is set in said address holding register means; memory means for storing sequence data indicating the sequence of an element data stored in the memory unit; shift register means connected to the memory means at least for storing the contents of the memory means corresponding to the address which is in use for accessing to said memory unit in accordance with a selected content of said address holding register means, said shift register means having outputs; and data buffer register means connected to said memory unit and controlled by the outputs of said shift register means whereby the element data read out from said memory unit is stored at a location of said data buffer register means by means of the outputs of said shift register means.
Claim 2
Dependent Claim
184 words
A memory access control system for a memory unit in a data processing system for reading out element data from the memory unit and providing sequential data processing, especially for vector processing, said memory access control system comprising address holding register means for holding addresses which indicate where the element data is stored when an element address is set in said address holding register means; memory means for storing sequence data indicating the sequence of an element data stored in the memory unit; shift register means connected to the memory means at least for storing the contents of the memory means corresponding to the address which is in use for accessing to said memory unit in accordance with a selected content of said address holding register means, said shift register means having outputs; and data buffer register means connected to said memory unit and controlled by the outputs of said shift register means whereby the element data read out from said memory unit is stored at a location of said data buffer register means by means of the outputs of said shift register means.
Claim 3
Dependent Claim
58 words
A memory access control system as claimed in claim 1, wherein said memory means comprises a plurality of registers corresponding to said address holding register means, and further comprising counter means connected to said plurality of registers for supplying sequence data to said registers, said sequence data corresponding to the address set in said address holding register means.
References Cited (Backward Citations)
US3405396A
Cited
US3439347A
Cited
US3470540A
Cited
US3602896A
Cited
US3626374A
Cited
US3728686A
Cited
US3881173A
Cited
US3938096A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-10-05 | 1985-04-06 | 1985-10-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-10-05 | 1989-04-06 | 1989-10-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-10-05 | 1993-04-06 | 1993-10-06 | $7700.00 | Window Closed / Lapsed |