Real time adapter unit for use in a data processing system

Claim 2

An adapter for use in a data processing system including a central processing unit and a controller coupled to a common bus, said adapter being connected to receive commands from said controller generated in response to instructions from said central processing units, said adapter comprising: an address bus; a data bus; microprocessing means being connected to receive said commands from said controller and being coupled to said address and data buses; random access memory means coupled to said address and data buses, said random access memory means having a plurality of storage locations, a number of said plurality of storage locations providing a transfer buffer; programmable read only memory means coupled to said address and data buses, said read only memory means having a plurality of storage locations for storing a number of instruction control sequences; peripheral interface adapter circuit means coupled to said address bus and to said data bus for transferring data to an output source; free running counter means for storing a predetermined number of bytes corresponding to a time of day value initially received from said central processing unit, said free running counter means being coupled to said peripheral interface adapter circuit means and to said data bus and said free running counter means including free running clock circuit means for generating clocking signals at a predetermined rate for updating said time of day value; output latch register means coupled to said counter means and to said data bus; and, decoder circuit means coupled to said peripheral interface adapter circuit means and to said output latch register means; said microprocessing means being operative in response to one of said commands from said controller to read out instructions of a predetermined one of said instruction control sequences from said read only memory means for generating a sequence of address and data signals on said address bus and data bus respectively and said peripheral interface adapter circuit means being operative in response to said address signals to apply said data signals to said decoder circuit means, said decoder circuit means in response to said data signals generating a control signal for storing a time of day value read from said counter means in said output latch registers means, and transfer means to enable said output latch register means to transfer predetermined byte of successive time of day values to said microprocessing means for comparing the predetermined byte of said value with the same predetermined byte of the next time of day value read out at a rate which is faster than said predetermined rate for verifying that the latest time of day value was read prior to loading said value into said transfer buffer for transfer to said central processing unit by detecting that said time of day value was not read during said updating.

Claim 3

The adapter of claim 1 wherein said transfer means includes: selector circuit means coupled to said address bus, to said output latch register means and to said interface adapter circuit means, said selector circuit means being operative in response to said address signals to enable said peripheral interface adapter circuit means to apply said data signals to said decoder means and said microprocessing means being operative to generate other address signals in response to instructions of said predetermined one of said control sequences, said selector circuit means being operative in response to said other address signals to able said output latch register circuit means to transfer each said same predetermined byte of a successive pair of time of day values read into said output latch register means to said microprocessing means for said comparison.

Claim 4

The adapter of claim 2 wherein said microprocessing means includes accumulator means coupled to said data bus, said predetermined one of said instruction control sequences includes a predetermined series of instructions specifying a load accumulator operation, a store accumulator operation and a clear register operation for conditioning said accumulator means to apply address and data signals to said address and data buses, said peripheral interface adapter circuit means being conditioned by said selector circuit means to apply said data signals to said decoder circuit means for generating a pulse which latches a time of day value into said output latch register means.

Claim 5

The adapter of claim 2 wherein said peripheral interface adapter circuit means couples to first and second bidirectional peripheral data buses and includes a pair of control registers and a pair of peripheral data registers, each of said control registers being coupled to said data bus and a different one of said first and second peripheral buses, each of said control registers storing control information for separately controlling the direction of the data transfer for each line of the corresponding one of said peripheral data buses and said pair of peripheral data registers being coupled to said data bus and to said different ones of said peripheral buses, said first peripheral data bus being coupled to apply input data signals to said decoder circuit means for generating control signals to enable the loading of said counter means from said second peripheral data bus and to enable the latching of said time of day values from each counter means into said output latch register means.

Claim 6

The adapter of claim 4 wherein another number of said plurality of storage locations of said random access memory means is arranged for storing a plurality of constant values for controlling the operation of said interface adapter circuit means, said microprocessing means being operative during an initialization sequence to transfer said constant values to said pair of control registers for conditioning said peripheral interface adapter circuit means to control the loading and transfer of time of day values into and from said counter means.

Claim 7

The adapter of claim 2 wherein said microprocessing means includes an accumulator and said predetermined one of said instruction control sequences includes a compare instruction, said microprocessing means being operative in response to said compare instruction to compare said predetermined byte of a first time of day value stored in a predetermined one of said storage locations of said transfer buffer and said predetermined byte of a second time of day value in said accumulator and said microprocessing means further including indicator means for signaling whether or not there was a miscompare between said predetermined bytes indicating that said time of day value was read during an update operation and is not the latest time of day value.

Claim 8

The adapter of claim 6 wherein said predetermined bytes correspond to the latest significant bytes of said time of day values.

Claim 9

The adapter of claim 6 wherein said microprocessing means is operative in response to a signal from said indicator means indicative of a miscompare to read out said instructions of said predetermined one of said instruction control sequences for generating a sequence of said address and data signals for storing a further time of day value in said output latch register means corresponding to the latest time of day value.

Claim 10

The adapter of claim 8 wherein said microprocessing means is operative upon reading said further time of day value to read out another one of said instruction control sequences from said read only memory means for generating a series of address and data signals on said address and data buses for read out of said predetermined number of bytes of said further time of day value from said output latch register means into corresponding ones of said storage locations of said transfer buffer for transfer to said central processing unit.

Claim 11

The adapter of claim 6 wherein said microprocessing means is operative in response to a signal from said indicator means indicative of a compare to read out another one of said instruction control sequences from said read only memory means for generating a series of address and data signals on said address and data buses for read out of said predetermined bytes of said second time of day value from said output latch register means into corresponding ones of said transfer buffer for transfer to said central processing unit.

Claim 12

The adapter of claim 9 or 10 wherein said output latch register means includes a plurality of series coupled shift register circuits corresponding in number to said predetermined number, each of said shift register circuits having a plurality of stages, the same predetermined stage of each said shift register circuit being coupled to a different conductor of said data bus and said selector circuit means being operative in response to each of said other address signals having the same coding to generate a write enable pulse signal for transferring byte signals from said same predetermined stages of said shift register circuits to said data bus and shifting by one stage the time of day value contents of said output latch register means for transfer of the next byte to said data bus.

Claim 13

The adapter of claim 11 wherein said predetermined stage of each of said shift register circuits corresponds to the least significant bit position and wherein said predetermined number corresponds to the number of byte bits.

Claim 14

A data processing system including a central processing unit and a controller coupled to a common bus, said controller having a number of ports for connecting a corresponding number of adapter units and including means for generating read commands to said adapter units, one of said adapter units comprising: a microprocessing section coupled to receive commands from said controller, said section including: a data bus; an address bus; microprocessing means coupled to said data and address buses; random access memory means having a plurality of storage locations, a number of said plurality of storage locations providing a multibyte transfer buffer, said random access memory means being coupled to said data bus and to said address bus; read only memory means having a plurality of storage locations for storing a number of instruction control sequences, said read only memory means being coupled to said address and data buses; peripheral interface adapter circuit means for transferring data, said peripheral interface adapter circuit means being coupled to said address bus and to said data bus and to a bidirectional peripheral data bus; a time of day counter section being coupled to said microprocessing section, said time of day counter section including: counter means for storing a predetermined number of bytes corresponding to a time of day value, said free running counter means being coupled to said peripheral interface circuit means and to said data bus; free running clock circuit means coupled to said counter means for generating clock signals for updating said time of day value at a predetermined rate; output latch register circuit means coupled to said counter means and to said data bus; and, decoder circuit means coupled to said bidirectional peripheral data bus and to said output register circuit means; and, selector circuit means coupled to said address bus, to said output latch register means and to said peripheral interface adapter circuit means, said microprocessing means being operative in response to a read command from said controller to read out instructions of a predetermined one of said instruction control sequences from said read only memory means for generating address and data signals on said address bus and data bus respectively, said selector circuit means being operative in response to said address signals to enable said peripheral interface adapter circuit means to apply said data signals on said peripheral bus to said decoder circuit means, said decoder circuit means in response to said data signals generating a series of output pulse signals for storing successive time of day values read from said counter means in said output latch register means, and said selector circuit means being operative in response to other address signals generated by said microprocessing means to enable said output latch register circuit means to transfer a predetermined byte of each successive time of day value to said microprocessing means for comparison to select the latest time of day value read from said counter means not during an update operation for loading into said transfer buffer of said random access memory means for transfer to said central processing unit in response to one of said read command applied to said one of said adapter units.

Claim 15

A data processing system including a central processing unit and a controller coupled to a common bus, said controller having a number of ports for connecting a corresponding number of adapter units and including means for generating read commands to said adapter units, one of said adapter units comprising: a microprocessing section coupled to receive commands from said controller, said section including: a data bus; an address bus; microprocessing means coupled to said data and address buses; random access memory means having a plurality of storage locations, a number of said plurality of storage locations providing a multibyte transfer buffer, said random access memory means being coupled to said data bus and to said address bus; read only memory means having a plurality of storage locations for storing a number of instruction control sequences, said read only memory means being coupled to said address and data buses; peripheral interface adapter circuit means for transferring data, said peripheral interface adapter circuit means being coupled to said address bus and to said data bus and to a bidirectional peripheral data bus; a time of day counter section being coupled to said microprocessing section, said time of day counter section including: counter means for storing a predetermined number of bytes corresponding to a time of day value, said free running counter means being coupled to said peripheral interface circuit means and to said data bus; free running clock circuit means coupled to said counter means for generating clock signals for updating said time of day value at a predetermined rate; output latch register circuit means coupled to said counter means and to said data bus; and, decoder circuit means coupled to said bidirectional peripheral data bus and to said output register circuit means; and, selector circuit means coupled to said address bus, to said output latch register means and to said peripheral interface adapter circuit means, said microprocessing means being operative in response to a read command from said controller to read out instructions of a predetermined one of said instruction control sequences from said read only memory means for generating address and data signals on said address bus and data bus respectively, said selector circuit means being operative in response to said address signals to enable said peripheral interface adapter circuit means to apply said data signals on said peripheral bus to said decoder circuit means, said decoder circuit means in response to said data signals generating a series of output pulse signals for storing successive time of day values read from said counter means in said output latch register means, and said selector circuit means being operative in response to other address signals generated by said microprocessing means to enable said output latch register circuit means to transfer a predetermined byte of each successive time of day value to said microprocessing means for comparison to select the latest time of day value read from said counter means not during an update operation for loading into said transfer buffer of said random access memory means for transfer to said central processing unit in response to one of said read command applied to said one of said adapter units.

Claim 16

The system of claim 13 wherein said microprocessing means includes accumulator means coupled to said data bus, said predetermined one of said instruction control sequences includes a predetermined series of instructions specifying a load accumulator operation, a store accumulator operation and a clear register operation for conditioning said accumulator means to apply address and data signals to said address and data buses, said peripheral interface adapter circuit means being conditioned by said selector circuit means to apply said data signals to said decoder circuit means for generating a pulse which latches a time of day value into said output latch register means.

Claim 17

The system of claim 13 wherein said peripheral interface adapter circuit means couples to another bidirectional peripheral data bus and includes a pair of control registers and a pair of peripheral data registers, each of said control registers being coupled to said data bus and to a different one of said peripheral buses, each of said control registers storing control information for separately controlling the direction of the data transfer for each line of the corresponding one of said peripheral data buses and said pair of peripheral data registers being coupled to said data bus and to said different ones of said peripheral buses, said peripheral data bus being coupled to apply input data signals to said decoder circuit means for generating control signals to enable the loading of said counter means from said another peripheral data bus and to enable the latching of said time of day values from said counter means into said output latch register means.

Claim 18

The system of claim 15 wherein another number of said plurality of storage locations of said random access memory means is arranged for storing a plurality of constant values for controlling the operation of said peripheral interface adapter circuit means, said microprocessing means being operative during an initialization sequence to transfer said constant values to said pair of control registers for conditioning said peripheral interface adapter circuit means to control the loading and transfer of time of day values into and from said counter means.

Claim 19

The system of claim 13 wherein said microprocessing means includes an accumulator and said predetermined one of said instruction control sequences includes a compare instruction, said microprocessing means being operative in response to said compare instruction to compare said predetermined byte of a first time of day value stored in a predetermined one of said storage locations of said transfer buffer and said predetermined byte of a second time of day value in said accumulator and said microprocessing means further including indicator means for signaling whether or not there was a miscompare between said predetermined bytes indicating that said time of day value was read during an update operation and does not correspond to the latest time of day value.

Claim 20

The system of claim 17 wherein said predetermined bytes correspond to the least significant bytes of said time of day values.

Claim 21

The system of claim 17 wherein said microprocessing means is operative in response to a signal from said indicator means indicative of a miscompare to read out said instructions of said predetermined one of said instruction control sequences for generating a sequence of said address and data signals for storing a further time of day value in said output latch register means corresponding to the latest time of day value.

Claim 22

The system of claim 19 wherein said microprocessing means is operative upon reading said further time of day value to read out another one of said instruction control sequences from said read only memory means for generating a series of address and data signals on said address and data buses for read out of said predetermined number of bytes of said further time of day value from said output latch register means into corresponding ones of said storage locations of said transfer buffer for transfer to said central processing unit.

Claim 23

The system of claim 17 wherein said microprocessing means is operative in response to a signal from said indicator means indicative of a compare to read out another one of said instruction control sequences from said read only memory means for generating a series of address and data signals on said address and data buses for read out of said predetermined bytes of said second time of day value from said output latch register means into corresponding ones of said transfer buffer for transfer to said central processing unit.

Claim 24

The system of claim 20 or 21 wherein said output latch register means includes a plurality of series coupled shift register circuits corresponding in number to said predetermined number, each of said shift register circuits having a plurality of stages, the same predetermined stage of each said shift register circuit being coupled to a different conductor of said data bus and said selector circuit means being operative in response to each of said other address signals having the same coding to generate a write enable pulse signal for transferring byte signals from said same predetermined stages of said shift register circuits to said data bus and shifting by one stage the time of day value contents of said latch register means for transfer of the next byte to said data bus.

Claim 25

A data processing system including a central processing unit and a controller coupled in common to a bus, said controller having a number of ports for connecting a corresponding number of adapter units and including means for generating commands to said adapter units, one of said adapter units comprising: a microprocessing section coupled to said controller for transferring and receiving signals from said controller, said section including: a data bus; an address bus; a microprocessing unit coupled to said data bus and to said address bus; random access memory having a plurality of storage locations, a number of said plurality of storage locations providing a transfer buffer, said random access memory being coupled to said data and address buses; a programmable read only memory coupled to said address and data buses having a plurality of storage locations for storing a number of instruction control sequences; a clock circuit coupled to said controller for receiving timing signals from said controller and being coupled to said microprocessing section, said clock circuit for generating timing signals for synchronizing at a microsecond rate the operations of said microprocessing section within said adapter; a peripheral interface adapter circuit coupled to said data bus and to first and second bidirectional peripheral data buses, said peripheral interface adapter circuit including a pair of control registers, each coupled to said data bus and a different one of said first and second peripheral buses, each of said registers storing control information for separately controlling the direction of data for each line of the corresponding one of said peripheral data buses; a time of day counter section coupled to said microprocessing section, said time of day counter section including: a binary counter coupled to said first peripheral bus, said counter for storing a time of day value; a free running clock circuit coupled to said binary counter for generating clock signals for updating said time of day value at a millisecond rate; an output latching register coupled to said counter and to said data bus; and, a decoder circuit coupled to said second peripheral bus and to said output latch register; and, a selector circuit coupled to said address bus, to said output latch register and to an enable input terminal of said peripheral interface adapter circuit; said microprocessing unit being operative in response to a command from said controller requesting the time of day to read out a predetermined one of said instruction sequences from said read only memory for generating a succession of address and data signals on said address bus and data bus respectively, said selector circuit being operative in response to said address signals to apply a signal on said enable input terminal of said peripheral interface adapter circuit for applying said data signals on said second peripheral bus to said decoder circuit, said decoder circuit in response to said data signals generating a series of output pulses for storing a predetermined number of time of day values read from said counter in said output latching register and said selector circuit being operative in response to other address signals generated by said microprocessing unit to generate a series of output pulse signals to condition said output latch register to transfer a predetermined byte of each predetermined number of said time of day values to said microprocessing unit for comparison to select the latest time of day value read from said binary counter not during an update operation for storage in said transfer buffer of said memory for subsequent transfer to said central processing unit in response to said read command.

Claim 26

A data processing system including a central processing unit and a controller coupled in common to a bus, said controller having a number of ports for connecting a corresponding number of adapter units and including means for generating commands to said adapter units, one of said adapter units comprising: a microprocessing section coupled to said controller for transferring and receiving signals from said controller, said section including: a data bus; an address bus; a microprocessing unit coupled to said data bus and to said address bus; random access memory having a plurality of storage locations, a number of said plurality of storage locations providing a transfer buffer, said random access memory being coupled to said data and address buses; a programmable read only memory coupled to said address and data buses having a plurality of storage locations for storing a number of instruction control sequences; a clock circuit coupled to said controller for receiving timing signals from said controller and being coupled to said microprocessing section, said clock circuit for generating timing signals for synchronizing at a microsecond rate the operations of said microprocessing section within said adapter; a peripheral interface adapter circuit coupled to said data bus and to first and second bidirectional peripheral data buses, said peripheral interface adapter circuit including a pair of control registers, each coupled to said data bus and a different one of said first and second peripheral buses, each of said registers storing control information for separately controlling the direction of data for each line of the corresponding one of said peripheral data buses; a time of day counter section coupled to said microprocessing section, said time of day counter section including: a binary counter coupled to said first peripheral bus, said counter for storing a time of day value; a free running clock circuit coupled to said binary counter for generating clock signals for updating said time of day value at a millisecond rate; an output latching register coupled to said counter and to said data bus; and, a decoder circuit coupled to said second peripheral bus and to said output latch register; and, a selector circuit coupled to said address bus, to said output latch register and to an enable input terminal of said peripheral interface adapter circuit; said microprocessing unit being operative in response to a command from said controller requesting the time of day to read out a predetermined one of said instruction sequences from said read only memory for generating a succession of address and data signals on said address bus and data bus respectively, said selector circuit being operative in response to said address signals to apply a signal on said enable input terminal of said peripheral interface adapter circuit for applying said data signals on said second peripheral bus to said decoder circuit, said decoder circuit in response to said data signals generating a series of output pulses for storing a predetermined number of time of day values read from said counter in said output latching register and said selector circuit being operative in response to other address signals generated by said microprocessing unit to generate a series of output pulse signals to condition said output latch register to transfer a predetermined byte of each predetermined number of said time of day values to said microprocessing unit for comparison to select the latest time of day value read from said binary counter not during an update operation for storage in said transfer buffer of said memory for subsequent transfer to said central processing unit in response to said read command.

Claim 27

The data processing system of claim 23 wherein said predetermined number of said time of day values is two.

Claim 28

The data processing system of claim 24 wherein said microprocessing unit includes an accumulator coupled to said data bus, said predetermined one of said instruction control sequences includes a predetermined series of instructions specifying a load accumulator operation, a store accumulator operation and a clear register operation for conditioning said accumulator to apply address and data signals to said address and data buses, said peripheral interface adapter circuit being conditioned by said selector circuit to apply said data signals to said decoder circuit for generating a different one of said output pulses which latches each of said predetermined number of time of day values into said latching register.

Claim 29

The data processing system of claim 24 wherein said microprocessing unit includes an accumulator coupled to said data bus and said predetermined one of said instruction control sequences includes a compare instruction, said microprocessing unit being operative in response to said compare instruction to compare said predetermined byte of a first time of day value stored in one of said storage locations of said transfer buffer and said predetermined byte of a second time of day value in said accumulator and said microprocessing unit further including an indicator circuit for signaling a compare between said predetermined bytes indicating that one of said time of day values was read while said counter was being updated.

Claim 30

The data processing system of claim 26 wherein said predetermined bytes correspond to the least significant bytes of said time of day values.

Claim 31

The data processing system of claim 26 wherein said microprocessing unit is operative in response to a signal from said indicator means indicative of a miscompare to read out said instructions of said predetermined one of said instruction control sequences for generating a sequence of said address and data signals for storing a further time of day value in said output latching register.

Claim 32

The data processing system of claim 28 wherein said microprocessing unit is operative upon reading said further time of day value to read out another one of said instruction control sequences from said programmable read only memory for generating a series of address and data signals on said address and data buses for read out of said predetermined number of bytes of said further time of day value from said output latching register into corresponding ones of said storage locations of said transfer buffer for transfer to said central processing unit.

Claim 33

The data processing system of claim 26 wherein said microprocessing unit is operative in response to a signal from said indicator circuit indicative of said compare to read out another one of said instruction control sequences from said programmable read only memory for generating a series of address and data signals on said address and data buses for read out of said predetermined bytes of said second time of day value from said output latching register into corresponding ones of said transfer buffer for transfer to said central processing unit.

Claim 34

The data processing system of claim 29 or 30 wherein said latching register includes a plurality of series coupled shift register circuits corresponding in number to said predetermined number, each of said shift register circuits having a plurality of stages, the same predetermined stage of each said shift register circuit being coupled to a different conductor of said data bus and to said selector circuit being operative in response to each of said other address signals having the same coding to generate a write enable pulse signal for transferring byte signals from said same predetermined stages of said shift register circuits to said data bus and shifting by one stage the time of day value contents of said output latching register for transfer of the next byte to said data bus.