US4286306A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit arrangement for comparing the synchronism or tracking between two analog signals
Assignee: AEG Schienenfahrzeuge Nahverkehr und Wagen GmbH
•
Filing: 1979-07-31
•
Granted: 1981-08-25
•
Expires: 1999-07-31
Abstract
Abstract The synchronism or tracking between two analog signals is compared by a cuit arrangement having two inputs to which these analog signals are applied. A comparator circuit compares the two signals and provides a trigger or energizing signal to a switch which in turn produces an error signal when the two compared signals deviate from each other to an extent larger than a predetermined limit. One input is connected to the comparator circuit through a heterodyning circuit wherein the respective analog signal is heterodyned by a heterodyning signal which varies in its polarity. The comparator circuit includes a polarity detector which provides a signal signifying a positive or a negative difference between the amplitudes of the two polarity signals. A discriminator circuit is operatively connected to the comparator to provide a switch energizing signal when the difference signal does not have any zero transitions or passages with the frequency of the heterodyning signal.
Inventors
- 👤 Hermann Kraus
- 👤 Peter Kirchlechner
- 👤 Robert Rieger
- 👤 Wolf-Dieter Schuck
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 18:24
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/0038; G01R19/165; G01R19/16566; G01R19/16576; G01R19/1658; G01R19/16585
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
176 words
A circuit arrangement for the comparing of the synchronism of two analog signals, comprising first and second signal input means for said two analog signals, signal comparator means, means connecting said signal input means to said signal comparator means, said connecting means comprising at least one heterodyning means operatively connecting one of said signal input means to said signal comparator means, whereby at least one of said analog signals is heterodyned by a heterodyning signal having a given frequency and an alternating polarity, said signal comparator means comprising signal difference forming means and signal polarity detecting means operatively connected to said signal difference forming means for producing a difference signal signifying a positive or negative difference between said analog signals, and discriminator circuit means operatively connected to said comparator means for producing an error signal in response to the fact that difference signal zero transitions having said given frequency of said heterodyning signal are absent, said circuit arrangement further comprising feedback circuit means operatively interconnecting said comparator means and said heterodyning means for a self-oscillating operation.
Claim 2
Dependent Claim
176 words
A circuit arrangement for the comparing of the synchronism of two analog signals, comprising first and second signal input means for said two analog signals, signal comparator means, means connecting said signal input means to said signal comparator means, said connecting means comprising at least one heterodyning means operatively connecting one of said signal input means to said signal comparator means, whereby at least one of said analog signals is heterodyned by a heterodyning signal having a given frequency and an alternating polarity, said signal comparator means comprising signal difference forming means and signal polarity detecting means operatively connected to said signal difference forming means for producing a difference signal signifying a positive or negative difference between said analog signals, and discriminator circuit means operatively connected to said comparator means for producing an error signal in response to the fact that difference signal zero transitions having said given frequency of said heterodyning signal are absent, said circuit arrangement further comprising feedback circuit means operatively interconnecting said comparator means and said heterodyning means for a self-oscillating operation.
Claim 3
Dependent Claim
24 words
The circuit arrangement of claim 1, wherein said connecting means directly connect the other of said input means to said signal difference forming means.
Claim 4
Dependent Claim
39 words
The circuit arrangement of claim 1, wherein said heterodyning means provide a multiplicative modulation of one of said analog signals by said heterodyning signal, said multiplicative modulation having a modulation index m, whereby a relative tolerance frame is established.
Claim 5
Dependent Claim
29 words
The circuit arrangement of claim 1, wherein said heterodyning means provide an additive modulation of one of said analog signals, whereby an absolute tolerance level or point is established.
Claim 6
Dependent Claim
74 words
The circuit arrangement of claim 1, wherein said discriminator circuit means comprise resonance transformer means having primary winding means and secondary winding means, circuit tuning means operatively connected to said primary winding means to constitute a resonance circuit tuned to said given heterodyning frequency, and rectifier means operatively connected to said secondary winding means for producing said error signal, and switching means operatively connected to said rectifier means for responding to said error signal.
Claim 7
Dependent Claim
35 words
The circuit arrangement of claim 1, further comprising circuit means operatively connected to said circuit arrangement for adjusting the amplitude of said heterodyning signal whereby a tolerance frame may be adjusted for said analog signals.
Claim 8
Dependent Claim
73 words
The circuit arrangement of claim 1, wherein said feedback means comprise a series circuit operatively interposed between said polarity detecting means and said discriminator circuit means, said series circuit including signal integrator means having a given time constant and Schmitt-trigger means having a given hysteresis, and heterodyning means having control input means operatively connected to said Schmitt-trigger means whereby said heterodyning frequency is determined by said given time constant and by said hysteresis.
Claim 9
Dependent Claim
52 words
The circuit arrangement of claim 7, wherein said feedback means comprise branching positive feedback circuit means operatively connected to said signal difference forming means whereby a portion of the Schmitt-trigger output signal is additively fed back to said signal difference forming means for establishing an absolute tolerance frame for said analog signals.
Claim 10
Dependent Claim
49 words
The circuit arrangement of claim 8, wherein said branching positive feedback circuit means comprise a static and a dynamic resistance such, that the feedback effect is reduced in response to a failure of the self-oscillation normally caused by said feedback circuit means whereby said absolute tolerance frame is reduced.
Claim 11
Dependent Claim
45 words
The circuit arrangement of claim 9, wherein said branching positive feedback means comprise voltage divider means including at least one arm with capacitor means operatively connected in said one arm, whereby said comparator means may be switched on or off in response to said hysteresis.
Claim 12
Dependent Claim
34 words
The circuit arrangement of claim 10, wherein said voltage divider means comprise resistor means for adjusting an absolute static and an absolute dynamic tolerance frame, said resistor means comprising external, parallel, adjustable resistor means.
Claim 13
Dependent Claim
21 words
The circuit arrangement of claim 1, wherein said heterodyning means comprise field-effect transistor means operatively connected to said feedback circuit means.
Claim 14
Dependent Claim
44 words
The circuit arrangement of claim 12, wherein said field-effect transistor means are arranged to change the positive feedback of the self-oscillation into a negative feedback in response to a breakthrough between the transistor control input to the transistor output whereby said self-oscillation is interrupted.
Claim 15
Dependent Claim
82 words
The circuit arrangement of claim 1, further comprising switching means operatively connected to said discriminator circuit means for evaluating said error signal, said switching means comprising relay means energized when said analog signals are synchroneous with each other and de-energized otherwise, said relay means remaining de-energized until re-energized, said switching means further comprising key switch means, capacitor means, and capacitor charging means operatively interconnected and connected to said relay means for re-energizing said relay means by normally operating said key switch means.
Claim 16
Dependent Claim
49 words
The circuit arrangement of claim 14, wherein said discriminator circuit means comprise resonance transformer means and driver transistor means operatively connected to said resonance transformer means, said relay means comprising two parallel make-contacts, and power supply means operatively connected through one of said make-contacts to said power supply means.
Claim 17
Dependent Claim
21 words
The circuit arrangement of claim 15, further comprising fuse means operatively interposed between said power supply means and said driver transistor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-08-24 | 1985-02-23 | 1985-08-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-08-24 | 1989-02-23 | 1989-08-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-08-24 | 1993-02-23 | 1993-08-25 | $7700.00 | Window Closed / Lapsed |