Patent US4283760A successfully refreshed from Google Patents.
US4283760A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for controlling data transfer direction on a data bus
Assignee: Hitachi Ltd
•
Filing: 1978-10-10
•
Granted: 1981-08-11
•
Expires: 1998-10-10
Abstract
Abstract In a system comprising a memory, an input/output control device, a direct memory access controller and a data bus, the transfer of data between the memory and the input/output control device via the data bus by means of said direct memory access controller during the period of direct memory access mode is effected by controlling the data transfer direction on a data bus so that a control signal for determining the direction of transferring the data by said data bus is recognized in an inverted manner at the memory or the input/output control device only during the period of a data transfer cycle in the direct memory access mode.
Inventors
- 👤 Yuzo Kita
- 👤 Noboru Yamaguchi
- 👤 Masaru Shibukawa
- 👤 Kazuo Minorikawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 11:25
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/28
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
144 words
In a system comprising a memory, an input/output controller for controlling data transfer to and from an input/output device, a data bus, and a direct memory access controller which generates a control signal applied in non-inverted form to at least one of said memory and said input/output controller, said control signal determining the direction of the data transfer in said input/output controller and said memory, a method of controlling the direction of data transfer on said data bus, comprising the steps of (a) recognizing in an inverted manner the level of the control signal in said input/output controller only during the data transfer cycle in the direct memory access transfer mode under a cycle steal mode, and (b) controlling the direction of transferring the data on said data bus in said input/output controller in response to the control signal recognized by said recognizing step(a).
Claim 2
Dependent Claim
144 words
In a system comprising a memory, an input/output controller for controlling data transfer to and from an input/output device, a data bus, and a direct memory access controller which generates a control signal applied in non-inverted form to at least one of said memory and said input/output controller, said control signal determining the direction of the data transfer in said input/output controller and said memory, a method of controlling the direction of data transfer on said data bus, comprising the steps of (a) recognizing in an inverted manner the level of the control signal in said input/output controller only during the data transfer cycle in the direct memory access transfer mode under a cycle steal mode, and (b) controlling the direction of transferring the data on said data bus in said input/output controller in response to the control signal recognized by said recognizing step(a).
Claim 3
Dependent Claim
53 words
A control method according to claim 1, wherein said data transfer cycle is determined by a data transfer acknowledgement signal which is sent back from said direct memory access controller to said input/output controller in response to a data transfer request signal sent from said input/output controller to said direct memory access controller.
Claim 4
Dependent Claim
150 words
In a system comprising a memory, and input/output controller for controlling data transfer to and from an input/output device, a data bus, and a direct memory access controller which generates a control signal applied in non-inverted form to at least one of said memory and said input/output controller, said control signal determining the direction of the data transfer in said input/output controller and said memory, an arrangement for controlling the direction of data transfer on said data bus comprising first means in said input/output controller for recognizing in an inverted manner the level of the control signal in said input/output controller only during the data transfer cycle in the direct memory access transfer mode under a cycle steal mode, and second means in said input/output controller for controlling the direction of transferring the data via said data bus in response to said control signal being recognized by said first means.
Claim 5
Dependent Claim
150 words
In a system comprising a memory, and input/output controller for controlling data transfer to and from an input/output device, a data bus, and a direct memory access controller which generates a control signal applied in non-inverted form to at least one of said memory and said input/output controller, said control signal determining the direction of the data transfer in said input/output controller and said memory, an arrangement for controlling the direction of data transfer on said data bus comprising first means in said input/output controller for recognizing in an inverted manner the level of the control signal in said input/output controller only during the data transfer cycle in the direct memory access transfer mode under a cycle steal mode, and second means in said input/output controller for controlling the direction of transferring the data via said data bus in response to said control signal being recognized by said first means.
Claim 6
Dependent Claim
49 words
An arrangement according to claim 3, wherein said data transfer cycle is determined by a transfer acknowledgement signal sent from said direct memory access controller to said input/output controller in response to a transfer request signal which is sent from said input/output controller to said direct memory access controller.
Claim 7
Dependent Claim
90 words
An arrangement according to claim 4, wherein said first means comprises first input means for introducing said transfer acknowledgement signal, first inverter means for inverting a signal from said first input means, second input means for introducing said control signal, second inverter means for inverting the control signal from said second input means. a first AND gate coupled to the outputs of said second inverter means and said first input means, and a second AND gate coupled to the outputs of said first inverter means and said second input means.
Claim 8
Dependent Claim
49 words
An arrangement according to claim 5, wherein said first means further comprises means for selectively coupling the outputs of said first and second AND gates to said second means and thereby control the direction of data transfer in accordance with the outputs of said first and second AND gates.
References Cited (Backward Citations)
US4075691A
Cited
US4067059A
Cited
US4053950A
Cited
US4056848A
Cited
US4137565A
Cited
US4080651A
Cited
US4099236A
Cited
US4122520A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-08-10 | 1985-02-09 | 1985-08-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-08-10 | 1989-02-09 | 1989-08-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-08-10 | 1993-02-09 | 1993-08-11 | $7700.00 | Window Closed / Lapsed |