← Back to Patent Explorer
US4271518A Expired / Lapsed US ⏱️ 0.0 years remaining

Data transmission/reception installation with parallel/serial and serial/parallel character conversion for data exchange between communicating data processing systems

Assignee: Siemens AG
•
Filing: 1979-03-23
•
Granted: 1981-06-02
•
Expires: 1999-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data transmission/reception installation with parallel/serial and serial/parallel character conversion is disclosed which relieves the respective local data processing installation of all tasks connected with data transmission procedures. Both a temporal vitiation of the data processing operations as well as a reduction of the memory capacity available for the data processing operations are avoided. The data transmission/reception installation disclosed has a data transmission processor arranged within the respective data processing system between the local data processing installation and a data modem terminating a data line for controlling data transmission and reception procedures. The data transmission processor contains at least one microprocessor and a transcribable program memory. A cyclic redundancy check generator is provided by means of which a data transmission and reception monitoring corresponding to a stored test program can be carried out.

Inventors

  • 👤 Paul Birzele
  • 👤 Gerhard Geitz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 15:10
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/38; G06F13/382; G06F13/385

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 193 words
A data transmission/reception installation with parallel/serial and serial/parallel character conversion for data exchange with an external data processing system comprising: a data transmission processor means for parallel/serial and serial/parallel character conversion arranged with an internal data processing installation within a data processing system, said data transmission processor means being connected between said internal data processing installation and a data modem means terminating a data line for controlling data transmission and/or reception procedure; said data transmission processor means having at least one microprocessor connecting by an address bus to a transcribable program memory, and a cyclic redundancy check generator means connected by a data bus to the transcribable program memory for monitoring a data transmission and/or reception according to a stored test program; a data buffer means having a memory with random access connected by the address bus to the microprocessor for intercepting data back-ups occurring upon data transmission and/or reception; and a timer means connected to the data bus and program interrupt control for generation of procedure supervision times, and a baud-rate generator means connected to the timer means for adjustment of a respectively optimum transmission speed by means of said timer means.
Claim 2
Dependent Claim 193 words
A data transmission/reception installation with parallel/serial and serial/parallel character conversion for data exchange with an external data processing system comprising: a data transmission processor means for parallel/serial and serial/parallel character conversion arranged with an internal data processing installation within a data processing system, said data transmission processor means being connected between said internal data processing installation and a data modem means terminating a data line for controlling data transmission and/or reception procedure; said data transmission processor means having at least one microprocessor connecting by an address bus to a transcribable program memory, and a cyclic redundancy check generator means connected by a data bus to the transcribable program memory for monitoring a data transmission and/or reception according to a stored test program; a data buffer means having a memory with random access connected by the address bus to the microprocessor for intercepting data back-ups occurring upon data transmission and/or reception; and a timer means connected to the data bus and program interrupt control for generation of procedure supervision times, and a baud-rate generator means connected to the timer means for adjustment of a respectively optimum transmission speed by means of said timer means.
Claim 3
Dependent Claim 213 words
A data transmission/reception installation with parallel/serial and serial/parallel character conversion for data exchange with an external data processing system comprising: a data transmission processor means for parallel/serial and serial/parallel character conversion arranged with an internal data processing installation within a data processing system, said data transmission processor means being connected between said internal data processing installation and a data modem means terminating a data line for controlling data transmission and/or reception procedure; said data transmission processor means having at least one microprocessor connecting by an address bus to a transcribable program memory, and a cyclic redundancy check generator means connected by a data bus to the transcribable program memory for monitoring a data transmission and/or reception according to a stored test program, a programmable interrupt control means connected to the data bus for interrupting processing operations occurring in the microprocessor when characters of a higher processing priority than data being processed at the moment are accepted via a parallel character interface means connecting to said internal data processing installation or via a serial character interface means connected to the external data processing system; the parallel and serial character interfaces connecting to the interrupt control means; and the parallel character interface means being programmable for adaptation to a parallel character channel of desired design.
Claim 4
Dependent Claim 213 words
A data transmission/reception installation with parallel/serial and serial/parallel character conversion for data exchange with an external data processing system comprising: a data transmission processor means for parallel/serial and serial/parallel character conversion arranged with an internal data processing installation within a data processing system, said data transmission processor means being connected between said internal data processing installation and a data modem means terminating a data line for controlling data transmission and/or reception procedure; said data transmission processor means having at least one microprocessor connecting by an address bus to a transcribable program memory, and a cyclic redundancy check generator means connected by a data bus to the transcribable program memory for monitoring a data transmission and/or reception according to a stored test program, a programmable interrupt control means connected to the data bus for interrupting processing operations occurring in the microprocessor when characters of a higher processing priority than data being processed at the moment are accepted via a parallel character interface means connecting to said internal data processing installation or via a serial character interface means connected to the external data processing system; the parallel and serial character interfaces connecting to the interrupt control means; and the parallel character interface means being programmable for adaptation to a parallel character channel of desired design.
Claim 5
Dependent Claim 27 words
A data transmission/reception installation according to claim 2 wherein the parallel character interface means is adaptable and is mechanically constructed for use with a desired interface interchangeability.
Claim 6
Dependent Claim 24 words
A data transmission/reception installation according to claim 2 wherein a plurality of said data transmission processor means are connected to the parallel character channel.
Claim 7
Dependent Claim 23 words
A data transmission/reception installation according to claim 2 wherein a plurality of internal data processing installations are connected to the parallel character channel.
Claim 8
Dependent Claim 31 words
A data transmission/reception installation according to claim 2 wherein a plurality of data transmission processor means and a plurality of internal data processing installations are connected to the parallel character channel.

References Cited (Backward Citations)

US3842405A Cited
US3825905A Cited
US4103328A Cited
US4100601A Cited
US4106092A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-06-01 1984-12-01 1985-06-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-06-01 1988-12-01 1989-06-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-06-01 1992-12-01 1993-06-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag