US4264964A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic memory cell of the charge transfer type applicable in particular to a shift register
Assignee: Thales SA
•
Filing: 1979-09-14
•
Granted: 1981-04-28
•
Expires: 1999-09-14
Abstract
Abstract Packets of charges representing an electrical signal are injected into a semiconductor substrate by injection means comprising a diode and two electrodes. The charge packets are transferred to an output diode with a well-defined time-delay by means of electrodes which are disposed on the substrate and to which periodic transfer potentials are applied. The output diode also receives samples of the signal to be stored and is connected to an inverter which serves to regenerate and transmit the signal to the injection means.
Inventors
- 👤 Jean-Luc Berger
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 04:23
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/35; G11C19/00; G11C19/28; G11C19/282; G11C19/285; H10; H10D; H10D84/00; H10D84/891
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
123 words
A dynamic memory cell of the charge transfered type for storing a binary signal, comprising a semiconductor substrate in which electric charges can be transferred in channels designed in said substrate, means for injecting charge packets representing an electrical signal into the semiconductor substrate, an output diode to which is applied a sample of said binary signal, electrodes, periodic transfer potentials applied thereto being such that the charge packets propagate within a first of said channels and reach the output diode with a well-defined timelag with respect to their instant of injection, said memory cell further comprising means for inversion and regeneration of the signal delivered by the output diode and for delivering an output signal which is applied to the injection means.
Claim 2
Dependent Claim
123 words
A dynamic memory cell of the charge transfered type for storing a binary signal, comprising a semiconductor substrate in which electric charges can be transferred in channels designed in said substrate, means for injecting charge packets representing an electrical signal into the semiconductor substrate, an output diode to which is applied a sample of said binary signal, electrodes, periodic transfer potentials applied thereto being such that the charge packets propagate within a first of said channels and reach the output diode with a well-defined timelag with respect to their instant of injection, said memory cell further comprising means for inversion and regeneration of the signal delivered by the output diode and for delivering an output signal which is applied to the injection means.
Claim 3
Dependent Claim
55 words
A memory cell according to claim 1, wherein said cell further comprises a diode which defines a second of said channels and to which the signal to be stored is applied, and an electrode to which a sampling potentials is applied for sampling and application of the signal to be stored to the outut diode.
Claim 4
Dependent Claim
57 words
A memory celle according to claim 2, wherein said cell further comprises a third charge propagation channel comprising a diode to which is applied a constant potential and an electrode to which is applied a periodic transfer potential such that said constant potential is applied to the output diode when said binary signal is not applied thereto.
Claim 5
Dependent Claim
55 words
A memory cell according to claim 2, wherein said cell further comprises an electrode which is adjacent to the output diode and extends at least along the second channel, said electrode being brought to a constant potential which is equal to or higher than the maximum amplitude of the signal delivered by said output diode.
Claim 6
Dependent Claim
89 words
A memory cell according to claim 1, wherein the injection, inversion and regeneration means comprise a diode and two electrodes, the diode being adapted to receive the output signal of the output diode, the second electrode being maintained at a constant potential whose amplitude is comprised between the minimum and maximum values of the amplitude of said output signal of the output diode, the first electrode being adapted to receive a periodic potential which permits only periodic injection of charge packets representing said output signal of the output diode.
Claim 7
Dependent Claim
70 words
A memory cell according to claim 1, wherein said inversion and regeneration means comprise two MOS transistors connected in series between ground and a constant potential, the common node being intended to deliver the output signal, the gate of the transistor which is connected to ground being adapted to receive the output signal of the output diode, and the gate of the second transistor being connected to the constant potential.
Claim 8
Dependent Claim
53 words
A memory cell according to claim 1, wherein said injection means comprise a diode and two electrodes, the diode being maintained at a first constant potential, the first electrode being adapted to receive the output signal and the second electrode being brought to a second constant potential of higher value than the first.
Claim 9
Dependent Claim
25 words
A memory cell according to claim 1, wherein the first channel comprises an electrode placed after the injection means and connected to a transfer potential.
Claim 10
Dependent Claim
75 words
A charge-transfer shift register comprising an input for receiving a signal of the series type, and a plurality of stages, wherein said shift register comprises in addition a plurality of memory cells according to claim 1, the output of each stage of the shift register being connected to the input of one of the memory cells, all the outputs of the aforementioned cells being such as to constitute one parallel-type output of said shift register.
Claim 11
Dependent Claim
42 words
A shift register according to claim 9, wherein the first and second channels are placed at right angles to the direction of charge transfer with the stages of the shift register and wherein the third channel is placed parallel to said direction.
Claim 12
Dependent Claim
26 words
A shift register according to claim 9, wherein adjacent memory cells considered in pairs have a common diode constituted by the diode of the third channel.
Claim 13
Dependent Claim
82 words
A frequency divider for delivering a signal having a frequency which is divided by (N+1) with respect to a signal having a given period, comprising a memory cell according to claim 1, wherein the first channel is provided after the injection means with N pairs of electrodes, the electrodes of each pair being connected respectively to said signal having a given period and to a signal having the same period but phase-shifted with respect to the preceding signal by one half period.
References Cited (Backward Citations)
US3908182A
Cited
US3986176A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-04-27 | 1984-10-27 | 1985-04-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-04-27 | 1988-10-27 | 1989-04-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-04-27 | 1992-10-27 | 1993-04-28 | $7700.00 | Window Closed / Lapsed |