US4252574A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low leakage N-channel SOS transistors and method of making them
Assignee: Intersil Corp
•
Filing: 1979-11-09
•
Granted: 1981-02-24
•
Expires: 1999-11-09
Abstract
Abstract A method for making low leakage N-channel silicon-on-sapphire (SOS) transistor is described. The transistor has reduced edge leakage as a result of acceptor ion impurities introduced into the edges of the silicon islands on which the transistor is formed. The acceptor impurities are introduced into the epitaxial silicon layer immediately before etching the layer to produce the islands. The impurities are then diffused under the edge of the masking layer prior to the removal of the portions of the silicon epitaxial layer, and leaving the edges of the islands more heavily doped than the surface of the island.
Inventors
- 👤 Joseph J. Fabula
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 02:39
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0321; H10D30/0323; H10D30/0312; H10D30/0314; H10D30/0327; H10D30/60; H10D30/67; H10D30/6704; H10D30/6706; H10D86/00; H10D86/01; H10D86/03; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1404; H10P32/1406; H10P32/17; H10P32/171; H10P50/00; H10P50/69; H10P50/691; H10P76/00; H10P76/40
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
142 words
An improved method for forming an N-channel SOS transistor comprising the steps of: (a) epitaxially growing a silicon layer on a sapphire substrate; (b) forming a masking layer on the surface of said silicon layer, said masking layer covering all areas of said silicon layer where islands which will be used for forming transistors are to be located; and (c) removing all portions of the epitaxial silicon layer which are not under said masking layer; wherein the improvement comprises introducing acceptor impurities into said silicon epitaxial layer and diffusing said impurities into said silicon layer and under the edges of said masking layer before said step of removing the portions of said epitaxial silicon, then using said masking layer to define said islands, whereby said acceptor impurities will be diffused into the edges of said silicon islands when said islands are formed.
Claim 2
Dependent Claim
142 words
An improved method for forming an N-channel SOS transistor comprising the steps of: (a) epitaxially growing a silicon layer on a sapphire substrate; (b) forming a masking layer on the surface of said silicon layer, said masking layer covering all areas of said silicon layer where islands which will be used for forming transistors are to be located; and (c) removing all portions of the epitaxial silicon layer which are not under said masking layer; wherein the improvement comprises introducing acceptor impurities into said silicon epitaxial layer and diffusing said impurities into said silicon layer and under the edges of said masking layer before said step of removing the portions of said epitaxial silicon, then using said masking layer to define said islands, whereby said acceptor impurities will be diffused into the edges of said silicon islands when said islands are formed.
Claim 3
Dependent Claim
15 words
The method of claim 1 wherein said step of introducing is accomplished by ion implanting.
Claim 4
Dependent Claim
24 words
The method of claim 2 wherein said impurities are ion implanted with an energy insufficient to cause them to pass through said masking layer.
Claim 5
Dependent Claim
22 words
The method of claim 3 wherein said impurities are ion implanted at an implantation energy between about 25 KeV and 100 KeV.
Claim 6
Dependent Claim
25 words
The method of claim 4 wherein said impurities are implanted to a dosage of between about 10 10 and 10 12 acceptor per square centimeter.
Claim 7
Dependent Claim
15 words
The method of claim 1 wherein said diffusion step is accomplished in a non-oxidizing ambient.
Claim 8
Dependent Claim
36 words
The method of claim 6 wherein said diffusion step is accomplished in a furnace heated to between about 950° C. and 1050° C. for a time sufficient to diffuse said acceptor ions to the sapphire interface.
Claim 9
Independent Claim
20 words
The method of cklaim 1 wherein said step of introducing accpetor impurities is accomplished by diffusion in a diffusion furnace.
Claim 10
Independent Claim
20 words
The method of cklaim 1 wherein said step of introducing accpetor impurities is accomplished by diffusion in a diffusion furnace.
Claim 11
Dependent Claim
15 words
The method of claim 8 wherein said diffusion steps are conducted in a non-oxidizing ambient.
References Cited (Backward Citations)
US3050965A
Cited
US3933529A
Cited
US3890632A
Cited
US4002501A
Cited
US4097314A
Cited
US4070211A
Cited
US4104087A
Cited
US4179792A
Cited
US4178191A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-02-24 | 1984-08-25 | 1985-02-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-02-24 | 1988-08-25 | 1989-02-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-02-24 | 1992-08-25 | 1993-02-24 | $7700.00 | Window Closed / Lapsed |