← Back to Patent Explorer
US4070211A Expired / Lapsed US ⏱️ 0.0 years remaining

Technique for threshold control over edges of devices on silicon-on-sapphire

Assignee: United States Department of the Navy
•
Filing: 1977-04-04
•
Granted: 1978-01-24
•
Expires: 1997-04-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A self-aligning technique for doping the edges of metal-oxide-semiconductorevices fabricated on silicon-on-sapphire to eliminate channel-edge conduction at voltages lower than the device threshold voltage without unnecessarily doping the top conducting surface of the device. A thick masking layer is deposited on the silicon layer. The masking layer is etched locally to expose the silicon in the regions between the devices and the exposed silicon is etched to form islands on the sapphire substrate. In a new step, a partial etch of the masking layer is conducted to expose a narrow frame on the top surface and edges of the silicon island. The resulting structure may be doped by any conventional method to ensure heavier doping at the edges than in the transistor channel region.

Inventors

  • 👤 Eliyahou Harari

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 02:28
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6757; H10D30/6704; H10D30/6713; H10D30/6758; H10D30/6759; H10P; H10P30/00; H10P30/20; H10P30/22; H10P50/00; H10P50/20; H10P50/28; H10P50/282; H10P50/283; H10P50/69; H10P50/691; H10P50/692; H10P50/693; H10P50/694; H10D30/674; Y; Y10; Y10S; Y10S148/00; Y10S148/051; Y10S148/15

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 180 words
In a process for fabricating metal-oxide-semiconductor devices of the type wherein a layer of silicon is formed on an insulating substrate and wherein silicon islands are formed on the substrate by removing the silicon in the region between adjacent devices, the improvement comprising a technique for doping the edges of the silicon islands to prevent channel-edge conduction before the device threshold voltage is reached comprising the steps of: depositing a thick masking layer on top of the silicon layer; forming islands on the substrate by etching away portions of the masking layer and the silicon layer, said islands being mesa-like structures including said masking layer and said silicon layer; partially etching said thick masking layer to remove a portion of the mask from the sides of the mask, thereby exposing a frame of the top surface of the silicon as well as the edges of the silicon island, the remainder of the top surface of the silicon being covered by said masking layer; and doping the exposed edges and the exposed top surface of the silicon to prevent channel-edge conduction.
Claim 2
Dependent Claim 180 words
In a process for fabricating metal-oxide-semiconductor devices of the type wherein a layer of silicon is formed on an insulating substrate and wherein silicon islands are formed on the substrate by removing the silicon in the region between adjacent devices, the improvement comprising a technique for doping the edges of the silicon islands to prevent channel-edge conduction before the device threshold voltage is reached comprising the steps of: depositing a thick masking layer on top of the silicon layer; forming islands on the substrate by etching away portions of the masking layer and the silicon layer, said islands being mesa-like structures including said masking layer and said silicon layer; partially etching said thick masking layer to remove a portion of the mask from the sides of the mask, thereby exposing a frame of the top surface of the silicon as well as the edges of the silicon island, the remainder of the top surface of the silicon being covered by said masking layer; and doping the exposed edges and the exposed top surface of the silicon to prevent channel-edge conduction.
Claim 3
Dependent Claim 32 words
The technique as recited in claim 1 further comprising the step of growing a thin thermal oxide layer on said silicon layer prior to said step of depositing a thick masking layer.
Claim 4
Dependent Claim 15 words
The technique as recited in claim 1 wherein said thick masking layer comprises silicon dioxide.
Claim 5
Dependent Claim 15 words
The technique as recited in claim 1 wherein said thick masking layer comprises silicon nitride.
Claim 6
Dependent Claim 197 words
In a process for fabricating metal-oxide-semiconductor devices of the type wherein a layer of silicon is formed on an insulating substrate and wherein silicon islands are formed on the substrate by removing the silicon in the region between adjacent devices, the improvement comprising a technique for doping the edges of the silicon islands to prevent channel-edge conduction before the device threshold voltage is reached comprising the steps of; depositing a thick masking layer on top of the silicon layer; depositing a photoresist layer on top of said thick masking layer; forming islands on the substrate by etching away portions of the photoresist layer, the masking layer, and the silicon layer, said islands being mesa-like structures including said photoresist layer, said masking layer, and said silicon layer; partially etching said thick masking layer to remove a portion of the mask from the sides of the mask, thereby exposing a frame of the top surface of the silicon as well as the edges of the silicon island, the remainder of the top surface of the silicon being covered by said masking layer; and doping the exposed edges and the exposed top surface of the silicon to prevent channel-edge conduction.
Claim 7
Dependent Claim 197 words
In a process for fabricating metal-oxide-semiconductor devices of the type wherein a layer of silicon is formed on an insulating substrate and wherein silicon islands are formed on the substrate by removing the silicon in the region between adjacent devices, the improvement comprising a technique for doping the edges of the silicon islands to prevent channel-edge conduction before the device threshold voltage is reached comprising the steps of; depositing a thick masking layer on top of the silicon layer; depositing a photoresist layer on top of said thick masking layer; forming islands on the substrate by etching away portions of the photoresist layer, the masking layer, and the silicon layer, said islands being mesa-like structures including said photoresist layer, said masking layer, and said silicon layer; partially etching said thick masking layer to remove a portion of the mask from the sides of the mask, thereby exposing a frame of the top surface of the silicon as well as the edges of the silicon island, the remainder of the top surface of the silicon being covered by said masking layer; and doping the exposed edges and the exposed top surface of the silicon to prevent channel-edge conduction.
Claim 8
Dependent Claim 32 words
The technique as recited in claim 5 further comprising the step of growing a thin thermal oxide layer on said silicon layer prior to said step of depositing a thick masking layer.
Claim 9
Dependent Claim 15 words
The technique as recited in claim 5 wherein said thick masking layer comprises silicon dioxide.
Claim 10
Dependent Claim 15 words
The technique as recited in claim 5 wherein said thick masking layer comprises silicon nitride.

References Cited (Backward Citations)

US3730778A Cited
US3698966A Cited
US3832246A Cited
US3958266A Cited
US3899363A Cited
US3974515A Cited
US4002501A Cited
US3997367A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-01-23 1981-07-25 1982-01-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-01-23 1985-07-25 1986-01-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-01-23 1989-07-25 1990-01-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag