← Back to Patent Explorer
US4237496A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for coding/decoding data for a medium

Assignee: US Philips Corp
•
Filing: 1979-01-23
•
Granted: 1980-12-02
•
Expires: 1999-01-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a coding device, a pseudo-ternary signal is derived from a binary data flow. Two of the three values of the latter signal represent the same data status. The three values of the pseudo-ternary signal determine the transition instant between the two values of the status quantity of the medium used. The transition instants are advanced and delayed, respectively, by said two values. The other signal value each time produces a nominal transition instant. A status transition then exists between every two successive bit cells. As a result of said mutual time shifts, a bipolar, phase-modulated signal with inserted pilot tone is generated. This signal, furthermore, does not contain a d.c. component and is suitable for saturation storage in a magnetic medium. The extraction of the data is realized by the formation of an exclusive-OR-function between the signal received and the output signal of a phase-locked loop which is cosynchronized by the signal received.

Inventors

  • 👤 Edmond de Niet

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 04:31
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1423; G11B20/1407; G11B20/1411; H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4904

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 271 words
A device for introducing digital data into a medium by means of a bivalent status quantity thereof, said device comprising: (a) an input for receiving an interleaved data stream of even data bits and odd data bits; (b) clock pulse generating means for producing for each bit cell, in synchronism with the data bits received, at least one clock signal; (c) coding means for, within the stream of said even data bits, imparting to a first value of a data bit a first value of a code bit signal and to a second value of a data bit an element of a first alternating succession of second and third values of a code bit signal, and, within the stream of said odd data bits, imparting to the first value of a data bit the first value of a code bit signal and to the second value of a data bit an element of a second succession of the second and third values of a code bit signal; and (d) output means, connected to an output of said clock pulse generating means, for each time generating, under control of a code bit signal, a transition in said status quantity, whereby under control of said first value of a code bit signal said transition occurs at a standard instant with a code bit cell, under control of said second value of a code bit signal said transition occurs at an advanced instant with respect to said standard instant, and under control of said third value of a code bit signal said transition occurs at a delayed instant with respect to said standard instant.
Claim 2
Independent Claim 271 words
A device for introducing digital data into a medium by means of a bivalent status quantity thereof, said device comprising: (a) an input for receiving an interleaved data stream of even data bits and odd data bits; (b) clock pulse generating means for producing for each bit cell, in synchronism with the data bits received, at least one clock signal; (c) coding means for, within the stream of said even data bits, imparting to a first value of a data bit a first value of a code bit signal and to a second value of a data bit an element of a first alternating succession of second and third values of a code bit signal, and, within the stream of said odd data bits, imparting to the first value of a data bit the first value of a code bit signal and to the second value of a data bit an element of a second succession of the second and third values of a code bit signal; and (d) output means, connected to an output of said clock pulse generating means, for each time generating, under control of a code bit signal, a transition in said status quantity, whereby under control of said first value of a code bit signal said transition occurs at a standard instant with a code bit cell, under control of said second value of a code bit signal said transition occurs at an advanced instant with respect to said standard instant, and under control of said third value of a code bit signal said transition occurs at a delayed instant with respect to said standard instant.
Claim 3
Dependent Claim 75 words
A device as claimed in claim 1, wherein said clock pulse generating means has three outputs for producing, for each data bit cell received at said input, a succession of a first, a second and a third clock signal for controlling in synchronism therewith said advanced, said standard and said delayed instants, respectively, and wherein said output means comprises three gates in parallel controlled by said three outputs, respectively, of said clock pulse generating means.
Claim 4
Independent Claim 34 words
A device as claimed in claims 1 or 2, wherein the time shifts of said delayed and advanced instants with respect to said standard instant is betwen one-tenth and one-quarter of a bit cell.
Claim 5
Independent Claim 69 words
A device for extracting digital data from a medium, for use in conjunction with a device as claimed in claims 1 or 2, wherein said extracting device comprises a phase-locked loop coupled to an output of the medium for recovering a clock pulse series having half the bit cell frequency, and a modulo-2 adder coupled to an output of said phase-locked loop and to said output of said medium.

References Cited (Backward Citations)

US3067422A Cited
US4032979A Cited
US3815122A Cited
US3879342A Cited
US3959816A Cited
US4000512A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-12-02 1984-06-02 1984-12-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-12-02 1988-06-02 1988-12-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-12-02 1992-06-02 1992-12-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag