← Back to Patent Explorer
US4234935A Expired / Lapsed US ⏱️ 0.0 years remaining

Means for maintaining the identification of defective minor loops in a magnetic bubble memory

Assignee: International Business Machines Corp
•
Filing: 1978-12-04
•
Granted: 1980-11-18
•
Expires: 1998-12-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An approach for maintaining the identification of the defective minor loops of a bubble domain memory system having one or more major/minor loop arrays is disclosed. The bubble domain memory system has a plurality of minor loops for the storage of data bits including some minor loops which are defective. There is a plurality of pointers that identify the defective minor loops. At least one block of bits in each major/minor loop array is reserved for the storage of the pointers. The pointer block is associated with a fast access read/write memory, for example, a volatile random-access read/write memory system, to which the pointer information is transferred during power-on initialization of the bubble domain memory system. During the read/write operations of the bubble domain memory system, the read/write memory system enables the data positions to be skipped that correspond to the defective loops.

Inventors

  • 👤 Kenneth E. Schreiner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:21
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/86; G11C19/00; G11C19/02; G11C19/08; G11C19/0875

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 193 words
A bubble domain memory system having a major/minor loop array suitable for the storage and guided movement of bubble domains, the system comprising: a plurality of minor loops in said array adapted for the storage of bits of data encoded as the presence or absence of bubble domains, said plurality of minor loops containing defective minor loops, a bit of data from the same position in each of said plurality of minor loops represents a block of data, a plurality of pointers for said plurality of minor loops that identify said defective loops, at least one block in said array reserved for the storage of said pointers, said pointer block and said data blocks containing a reserved portion as a notch means wherein the reserved portion includes a marker bit pattern to distinguish said pointer block from said data blocks, and a read-write memory system associated with said block and adapted to have the data from said block communicaed to said read-write memory system during initialization wherein during the read/write operations of said bubble domain memory said read-write memory system enables the data positions to be skipped that correspond to said defective loops.
Claim 2
Dependent Claim 193 words
A bubble domain memory system having a major/minor loop array suitable for the storage and guided movement of bubble domains, the system comprising: a plurality of minor loops in said array adapted for the storage of bits of data encoded as the presence or absence of bubble domains, said plurality of minor loops containing defective minor loops, a bit of data from the same position in each of said plurality of minor loops represents a block of data, a plurality of pointers for said plurality of minor loops that identify said defective loops, at least one block in said array reserved for the storage of said pointers, said pointer block and said data blocks containing a reserved portion as a notch means wherein the reserved portion includes a marker bit pattern to distinguish said pointer block from said data blocks, and a read-write memory system associated with said block and adapted to have the data from said block communicaed to said read-write memory system during initialization wherein during the read/write operations of said bubble domain memory said read-write memory system enables the data positions to be skipped that correspond to said defective loops.
Claim 3
Dependent Claim 17 words
A system as described in claim 1 wherein said read-write memory system is a random access memory.
Claim 4
Dependent Claim 16 words
A system as described in claim 1 wherein said read-write memory system is a shift register.
Claim 5
Dependent Claim 20 words
A system as described in claim 1 including two blocks in said array reserved for the storage of said pointers.
Claim 6
Dependent Claim 205 words
A bubble domain memory system having a plurality of major/minor loop arrays suitable for the storage and guided movement of bubble domains, the system comprising: a plurality of minor loops in each of said arrays adapted for the storage of bits of data encoded as the presence or absence of bubble domains, said plurality of minor loops containing defective minor loops, a bit of data from the same position in each of said plurality of minor loops in each array represents a block of data, a plurality of pointers for said plurality of minor loops in each array that identify said defective loops, at least one block in each of said arrays reserved for the storage of said pointers, said pointer block and said data blocks containing a reserved portion as a notch means wherein the reserved portion includes a marker bit pattern to distinguish said the data from said data blocks, and a read-write memory system associated with said blocks and adapted to have the data from said blocks communicated to said read-write memory system during initialization wherein during the read/write operations of said bubble domain memory said read-write memory system enables the data positions to be skipped that correspond to said defective loops.
Claim 7
Dependent Claim 205 words
A bubble domain memory system having a plurality of major/minor loop arrays suitable for the storage and guided movement of bubble domains, the system comprising: a plurality of minor loops in each of said arrays adapted for the storage of bits of data encoded as the presence or absence of bubble domains, said plurality of minor loops containing defective minor loops, a bit of data from the same position in each of said plurality of minor loops in each array represents a block of data, a plurality of pointers for said plurality of minor loops in each array that identify said defective loops, at least one block in each of said arrays reserved for the storage of said pointers, said pointer block and said data blocks containing a reserved portion as a notch means wherein the reserved portion includes a marker bit pattern to distinguish said the data from said data blocks, and a read-write memory system associated with said blocks and adapted to have the data from said blocks communicated to said read-write memory system during initialization wherein during the read/write operations of said bubble domain memory said read-write memory system enables the data positions to be skipped that correspond to said defective loops.
Claim 8
Dependent Claim 16 words
A system as described in claim 5 wherein said read-write memory is a random access memory.
Claim 9
Dependent Claim 16 words
A system as described in claim 5 wherein said read-write memory system is a shift register.
Claim 10
Dependent Claim 22 words
A system as described in claim 5 including two blocks in each of said arrays reserved for the storage of said pointers.
Claim 11
Dependent Claim 22 words
A system as described in claim 5 including one block in each of said arrays reserved for the storage of said pointers.

References Cited (Backward Citations)

US4159412A Cited
US4090251A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-11-18 1984-05-19 1984-11-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-11-18 1988-05-19 1988-11-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-11-18 1992-05-19 1992-11-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag