Patent US3093802A successfully refreshed from Google Patents.
Patent US4233604A successfully refreshed from Google Patents.
US4233604A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Receiver with fixed-echo suppressor
Assignee: Thales SA
•
Filing: 1978-11-27
•
Granted: 1980-11-11
•
Expires: 1998-11-27
Abstract
Abstract A receiver of a pulse-type radar has a main i-f channel feeding a fixed-echo suppressor of limited dynamic range and, in parallel therewith, an ancillary channel of extended dynamic range including a logarithmic amplifier and a processor. The latter averages the amplitude of incoming echo signals over a range-and-azimuth cell and then over one or more antenna revolutions. The resulting mean value of the signal amplitude is used to control the gain of a linear amplifier in the main channel so as to adapt the dynamic range of the echo signals to that which can be handled by the fixed-echo suppressor.
Inventors
- 👤 Guy Lepere
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:33
CPC Classifications
G; G01; G01S; G01S7/00; G01S7/02; G01S7/28; G01S7/285; G01S7/292; G01S7/2923; G01S7/2927
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
170 words
In a radar system comprising a signal receiver with a main channel, feeding a fixed-echo suppressor of limited dynamic range, and with an ancillary channel of extended dynamic range, said channels receiving incoming echo signals from a rotating antenna periodically emitting outgoing pulses, said main channel including amplitude-adjusting means responsive to a control signal from said ancillar channel, the improvement wherein said ancillary channel comprises logical circuitry responsive to synchronization and antenna-position signals for dividing the area swept by the radar into a predetermined number of range-and-azimuth cells each encompassing a plurality of pulse-repetition cycles, first integrating means controlled by said logical circuitry for averaging the amplitudes of said incoming echo signals over each one of said cells, second integrating means in cascade with said first integrating means for averaging over at least one antenna revolution the mean amplitude values thus obtained for each cell to generate a resulting amplitude value, and evaluating means downstream of said second integrating means for deriving said control signal from said resulting amplitude value.
Claim 2
Dependent Claim
170 words
In a radar system comprising a signal receiver with a main channel, feeding a fixed-echo suppressor of limited dynamic range, and with an ancillary channel of extended dynamic range, said channels receiving incoming echo signals from a rotating antenna periodically emitting outgoing pulses, said main channel including amplitude-adjusting means responsive to a control signal from said ancillar channel, the improvement wherein said ancillary channel comprises logical circuitry responsive to synchronization and antenna-position signals for dividing the area swept by the radar into a predetermined number of range-and-azimuth cells each encompassing a plurality of pulse-repetition cycles, first integrating means controlled by said logical circuitry for averaging the amplitudes of said incoming echo signals over each one of said cells, second integrating means in cascade with said first integrating means for averaging over at least one antenna revolution the mean amplitude values thus obtained for each cell to generate a resulting amplitude value, and evaluating means downstream of said second integrating means for deriving said control signal from said resulting amplitude value.
Claim 3
Dependent Claim
60 words
A signal processor as defined in claim 1 wherein said ancillary channel further comprises a logarithmic amplifier upstream of said first integrating means, an encoder inserted between said logarithmic amplifier and said first integrating means for quantizing said echo signals, and a memory inserted between said second integrating means and said evaluating means for temporarily storing said resulting amplitude value.
Claim 4
Dependent Claim
31 words
A signal processor as defined in claim 2 wherein said amplitude-adjusting means comprises a variable-gain intermediate-frequency amplifier connected in parallel with said logarithmic amplifier to an output of a high-frequency stage.
Claim 5
Dependent Claim
44 words
A signal processor as defined in claim 2 or 3, further comprising comparison means with input connections to outputs of said encoder and said memory for signaling the detection of a target in response to an instantaneous echo-signal amplitude exceeding said resulting amplitude value.
Claim 6
Dependent Claim
22 words
A signal processor as defined in claim 2 or 3 wherein said memory has randomly accessible addresses respectively assigned to said cells.
Claim 7
Dependent Claim
88 words
A signal processor as defined in claim 3 wherein said evaluation means comprises a plurality of threshold comparators with first inputs connected in parallel to said memory and with second inputs connected to respective sources of reference voltages of different levels, said evaluation means further comprising output means connected to said threshold comparators for modifying said control signal in accordance with the highest reference-voltage level surpassed by said resulting amplitude value to vary the gain of said intermediate-frequency amplifier inversely with the magnitude of said resulting amplitude value.
Claim 8
Dependent Claim
29 words
A signal processor as defined in claim 6 wherein one of said threshold comparators has an output connection emitting a signal indicative of the presence or absence of clutter.
Claim 9
Dependent Claim
90 words
A signal processor as defined in claim 1, 2, 3, 6 or 7 wherein said first integrating means comprises a first adder with a feedback loop including a first storage circuit with a capacity of one pulse-repetition cycle and a second adder down-stream of said first adder with a feedback loop including a second storage circuit resettable by start-of-cell signals from said logical circuitry, said second integrating means comprising a third adder with a feedback loop including a third storage circuit with a capacity of at least one antenna revolution.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-11-11 | 1984-05-12 | 1984-11-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-11-11 | 1988-05-12 | 1988-11-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-11-11 | 1992-05-12 | 1992-11-11 | $7700.00 | Window Closed / Lapsed |