Abstract An input signal recognition circuit for a control system having an array of momentary switching elements (hereinafter referred to as "keys") whose number is larger than that of the array input terminals, which prevents erroneous control system operation which may occur upon simultaneous actuation of a plurality of keys. The control system with the input signal recognition circuit stably operates against key chattering and noise. The input signal recognition circuit comprises a keyboard including a plurality of keys arranged in a matrix, signals for sequentially sensing the actuation of keys on the respective columns of the matrix, an input buffer section which responds to the sensing signals to store the key data keyed in through the key actuation, a memory section for temporarily storing the key data and a recognition section for checking the contents of the memory section to detect whether any key has been actuated and for recognizing whether a plurality of keys in different columns of the matrix have been actuated. Only when a single key is actuated, or a plurality of keys in the same column are actuated, does the circuit identify that the input data is effective and generate a given control command signal in the control system.
Inventors
👤 Shigeki Ueda
Bibliographic Details
Application Number—
JurisdictionUS
Data Sourcegoogle_patents
Last Synchronized2026-10-23 17:03
CPC Classifications
H; H03; H03M; H03M11/00; H03M11/003
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
207 words
An input signal recognition circuit comprising: an input section having a plurality of switching elements arranged in rows and columns forming an electrical matrix for keying in operation commands; a sense signal generating section for cyclically producing, on a plurality of sense lines respectively connected to the switching elements in a column of said matrix, respective sense signals, the sense signals in each cycle being sequentially produced on said plurality of sense lines to provide a sense signal sequence which successively scans said sense lines; a control section including a memory section for storing row data indicating the activated switching elements in a column of said matrix, said row data being detected by said control section during the presence of a sense signal on a sense line associated with a column of said matrix, said control section decoding data stored in said memory section and producing an output representing said row data after all sense lines associated with columns of said matrix have been scanned by respective sensing signals in a sense signal cycle, said control section clearing the contents of said memory section and supplying no output representing row data when, in a sense signal cycle, row data is detected from different columns of said matrix.
Claim 2
Dependent Claim
207 words
An input signal recognition circuit comprising: an input section having a plurality of switching elements arranged in rows and columns forming an electrical matrix for keying in operation commands; a sense signal generating section for cyclically producing, on a plurality of sense lines respectively connected to the switching elements in a column of said matrix, respective sense signals, the sense signals in each cycle being sequentially produced on said plurality of sense lines to provide a sense signal sequence which successively scans said sense lines; a control section including a memory section for storing row data indicating the activated switching elements in a column of said matrix, said row data being detected by said control section during the presence of a sense signal on a sense line associated with a column of said matrix, said control section decoding data stored in said memory section and producing an output representing said row data after all sense lines associated with columns of said matrix have been scanned by respective sensing signals in a sense signal cycle, said control section clearing the contents of said memory section and supplying no output representing row data when, in a sense signal cycle, row data is detected from different columns of said matrix.
Claim 3
Dependent Claim
80 words
An input signal recognition circuit according to claim 1, wherein said sense signal generating circuit periodically produces simultaneous sense signals on all of said sense lines and said control section detects, during simultaneous production of sense signals, whether any switching element of said matrix is activated, said control section causing said sense signal generating circuit to produce said sense signal scanning sequence if an activated switching element is detected during the simultaneous production of sense signals on said sense lines.
Claim 4
Dependent Claim
93 words
An input recognition circuit according to claim 1, wherein said memory section stores row data representing activated switching elements during a first sense signal cycle and said control section compares row data stored in said memory section with row data detected during a second subsequent sense signal cycle, said control section decoding data stored in said memory section and producing an output representing said stored row data only when the stored row data detected during said first sense signal cycle is coincident with the row data detected during said second sense signal cycle.