Patent US4229802A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4229802A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital adding device

Assignee: US Philips Corp
•
Filing: 1978-10-13
•
Granted: 1980-10-21
•
Expires: 1998-10-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Digital adding device for determining the sum of a plurality of binary coded numbers, having a digital parallel-accumulator having a first store for storing intermediate sums and intermediate carries which can be taken over into a second store by means of a switching circuit in order to be processed to the final sum in a final adder. This enables the use of the digital parallel-accumulator for determining consecutive sums in a more efficient manner.

Inventors

  • 👤 Ludwig D. J. Eggermont

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 19:41
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/50; G06F7/505; G06F7/509; G06F7/5095

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 264 words
An improved digital adding device for determining the sum of a plurality of n-bit binary coded numbers, said device comprising: a digital parallel accumulator, said accumulator comprising: n full adders, each adder corresponding to one of said n-bits, said full adders having inputs to which the bits of the binary coded numbers are transferred and having sum and carry outputs; a first store having inputs connected to the outputs of said full adders for storing intermediate sums and intermediate carries resulting from the addition and having outputs; a final adder for determining the sum of each final intermediate sum and final intermediate carry stored in said first store and having inputs; a coupling circuit for coupling the inputs of said final adder to the outputs of said first store; a time control circuit having outputs coupled to control inputs of said digital parallel accumulator and said final adder for controlling said digital parallel accumulator and final adder; said coupling circuit comprising: a switching circuit connected to the outputs of said first store and having a first and a second switching state; and a second store having an output coupled to said final adder inputs and having an input coupled to said switching circuit; said time control circuit also controlling said coupling circuit so that in the first switching state the outputs of the first store are coupled to inputs of said full adders and in the second switching state the outputs of said first store are coupled to said second store inputs for taking over the final intermediate sum and the final intermediate carry.
Claim 2
Dependent Claim 264 words
An improved digital adding device for determining the sum of a plurality of n-bit binary coded numbers, said device comprising: a digital parallel accumulator, said accumulator comprising: n full adders, each adder corresponding to one of said n-bits, said full adders having inputs to which the bits of the binary coded numbers are transferred and having sum and carry outputs; a first store having inputs connected to the outputs of said full adders for storing intermediate sums and intermediate carries resulting from the addition and having outputs; a final adder for determining the sum of each final intermediate sum and final intermediate carry stored in said first store and having inputs; a coupling circuit for coupling the inputs of said final adder to the outputs of said first store; a time control circuit having outputs coupled to control inputs of said digital parallel accumulator and said final adder for controlling said digital parallel accumulator and final adder; said coupling circuit comprising: a switching circuit connected to the outputs of said first store and having a first and a second switching state; and a second store having an output coupled to said final adder inputs and having an input coupled to said switching circuit; said time control circuit also controlling said coupling circuit so that in the first switching state the outputs of the first store are coupled to inputs of said full adders and in the second switching state the outputs of said first store are coupled to said second store inputs for taking over the final intermediate sum and the final intermediate carry.
Claim 3
Dependent Claim 330 words
A digital filter comprising: input means for supplying input codewords with a predetermined input sampling frequency; a storage means for storing a predetermined number of successive input codewords, and having an output; multiplying means having an input coupled to said output of said storage means for multiplying said stored input codewords with weighting factors and having an output; a digital adding device comprising: a digital parallel accumulator, said accumulator comprising: n full adders, each adder corresponding to one of said n-bits, said full adders having inputs to which the bits of the binary coded numbers are transferred and having sum and carry outputs; a first store having inputs connected to the outputs of said full adders for storing intermediate sums and intermediate carries resulting from the addition and having outputs; a final adder for determining the sum of each final intermediate sum and final intermediate carry stored in said first store and having inputs; a coupling circuit for coupling the inputs of said final adder to the outputs of said first store; a time control circuit having outputs coupled to control inputs of said digital parallel accumulator and said final adder for controlling said digital parallel accumulator and final adder; said coupling circuit comprising: a switching circuit connected to the outputs of said first store and having a first and a second switching state; and a second store having an output coupled to said final adder inputs and having an input coupled to said switching circuit; said time control circuit also controlling said coupling circuit so that in the first switching state the outputs of the first store are coupled to inputs of said full adders and in the second switching state the outputs of said first store are coupled to said second store inputs for taking over the final intermediate sum and the final intermediate carry; and said digital adding device coupled to the output of said multiplying means for determining output codewords with a predetermined output sampling frequency.
Claim 4
Dependent Claim 330 words
A digital filter comprising: input means for supplying input codewords with a predetermined input sampling frequency; a storage means for storing a predetermined number of successive input codewords, and having an output; multiplying means having an input coupled to said output of said storage means for multiplying said stored input codewords with weighting factors and having an output; a digital adding device comprising: a digital parallel accumulator, said accumulator comprising: n full adders, each adder corresponding to one of said n-bits, said full adders having inputs to which the bits of the binary coded numbers are transferred and having sum and carry outputs; a first store having inputs connected to the outputs of said full adders for storing intermediate sums and intermediate carries resulting from the addition and having outputs; a final adder for determining the sum of each final intermediate sum and final intermediate carry stored in said first store and having inputs; a coupling circuit for coupling the inputs of said final adder to the outputs of said first store; a time control circuit having outputs coupled to control inputs of said digital parallel accumulator and said final adder for controlling said digital parallel accumulator and final adder; said coupling circuit comprising: a switching circuit connected to the outputs of said first store and having a first and a second switching state; and a second store having an output coupled to said final adder inputs and having an input coupled to said switching circuit; said time control circuit also controlling said coupling circuit so that in the first switching state the outputs of the first store are coupled to inputs of said full adders and in the second switching state the outputs of said first store are coupled to said second store inputs for taking over the final intermediate sum and the final intermediate carry; and said digital adding device coupled to the output of said multiplying means for determining output codewords with a predetermined output sampling frequency.

References Cited (Backward Citations)

US3023962A Cited
US3265876A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-10-21 1984-04-21 1984-10-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-10-21 1988-04-21 1988-10-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-10-21 1992-04-21 1992-10-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag