US4228528A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory with redundant rows and columns
Assignee: AT&T Inc
•
Filing: 1979-02-09
•
Granted: 1980-10-14
•
Expires: 1999-02-09
Abstract
Abstract A memory is provided with standard rows and columns and spare rows and columns for substitution for standard rows and columns found to have defective cells. Each of the decoders associated with a standard row and/or column includes provision for being disconnected if found to be associated with a defective row or column. Each of the decoders associated with a spare row and/or column is designed normally to be deselected for any address but to be able to assume the address of any disconnected row or column. Disconnection of the standard decoders and substitution of the spare decoders are made possible by appropriate inclusion of fusible links which can be selectively opened by laser irradiation.
Inventors
- 👤 Ronald P. Cenker
- 👤 Frank J. Procyk
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 02:33
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/781
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
124 words
A semiconductor memory (10) comprising a semiconductor chip in which memory cells are arranged in vertical and horizontal lines each with its own decoder and in which some of the lines form the standard memory array (12) and some of the lines (13, 14) are initially spares to be substituted for lines which include defective cells characterized in that each of the decoders (20) associated with the standard lines includes means (21) for disconnecting the associated line from the standard memory array and in which each of the decoders (30) associated with the spare lines includes means (41) for providing any such decoder with the address of a decoder associated with a disconnected line, thereby effectively substituting its associated line in the standard array.
Claim 2
Dependent Claim
124 words
A semiconductor memory (10) comprising a semiconductor chip in which memory cells are arranged in vertical and horizontal lines each with its own decoder and in which some of the lines form the standard memory array (12) and some of the lines (13, 14) are initially spares to be substituted for lines which include defective cells characterized in that each of the decoders (20) associated with the standard lines includes means (21) for disconnecting the associated line from the standard memory array and in which each of the decoders (30) associated with the spare lines includes means (41) for providing any such decoder with the address of a decoder associated with a disconnected line, thereby effectively substituting its associated line in the standard array.
Claim 3
Dependent Claim
26 words
A memory in accordance with claim 1 in which the decoders (30) associated with the spare lines is designed to be normally deselected for any address.
Claim 4
Dependent Claim
79 words
A memory in accordance with claim 2 in which the means included in the decoders (20) associated with the standard lines is a fusible link (21) which when opened disconnects the decoder and its associated line from the standard array and in which the means included in the decoders (30) associated with the spare lines are a plurality of pairs of fusible links (41) and a decoder is given a desired address by opening a combination of such links.
Claim 5
Dependent Claim
41 words
A memory in accordance with claim 3 in which each decoder asssociated with a spare line includes a plurality of pairs of decoding transistors (31A, 31B, 32A, 32B, 33A, 33B) each of which includes a fusible link (41) in its circuit.
Claim 6
Dependent Claim
150 words
A process for making a semiconductive memory which includes initially providing on a single chip a plurality of storage cells arranged in vertical and horizontal lines each with its own decoder, some of which form the standard array and some of which form spares and later involves substituting for lines having defective storage cells in the standard array spare lines free of defective storage cells characterized in that each spare line is provided with its spare decoder which normally keeps such line effectively deselected, after testing the lines of the standard array to ascertain the address of defective cells, the decoders associated with the lines including any such defective cells are disabled to disconnect its line from the standard array, and the address of any such disconnected decoder is given to a spare decoder whereby the line associated with such decoder becomes effectively selected as part of the standard array.
Claim 7
Dependent Claim
150 words
A process for making a semiconductive memory which includes initially providing on a single chip a plurality of storage cells arranged in vertical and horizontal lines each with its own decoder, some of which form the standard array and some of which form spares and later involves substituting for lines having defective storage cells in the standard array spare lines free of defective storage cells characterized in that each spare line is provided with its spare decoder which normally keeps such line effectively deselected, after testing the lines of the standard array to ascertain the address of defective cells, the decoders associated with the lines including any such defective cells are disabled to disconnect its line from the standard array, and the address of any such disconnected decoder is given to a spare decoder whereby the line associated with such decoder becomes effectively selected as part of the standard array.
Claim 8
Dependent Claim
59 words
The process of claim 5 which further includes the steps of opening a fusible link in a decoder associated with the standard array for disconnecting the line associated with such decoder and opening selected fusible links in the spare decoder to give it the address of a disabled decoder and to connect its associated line in the standard array.
References Cited (Backward Citations)
US3735368A
Cited
US4051354A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-10-14 | 1984-04-14 | 1984-10-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-10-14 | 1988-04-14 | 1988-10-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-10-14 | 1992-04-14 | 1992-10-14 | $7700.00 | Window Closed / Lapsed |