Patent US4222385A successfully refreshed from Google Patents.
US4222385A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic heart implant
Assignee: National Research Development Corp UK
•
Filing: 1978-09-07
•
Granted: 1980-09-16
•
Expires: 1998-09-07
Abstract
Abstract An electronic heart implant utilizes a digital data processor to perform functions such as determining the heart beat rate and determining instants at which stimulating current pulses are to be injected. Time periods are determined by performance of programs in which machine cycles are counted. Time periods are therefore determined as a number of machine cycles each of known duration. The invention enables a low current consumption heart implant to be provided which, by suitable programming of the data processor, can cater for a wide variety of heart conditions. The specification is also concerned with a novel form of data processor particularly adapted to the required functions in a heart implant.
Inventors
- 👤 Richard J. Backhouse
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 18:18
CPC Classifications
A; A61; A61N; A61N1/00; A61N1/18; A61N1/32; A61N1/36; A61N1/362; A61N1/365
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
323 words
An electronic heart implant comprising an input/output terminal for connection to an active electrode in the heart of a patient, a stored program digital data processor including a clock pulse generator establishing a predetermined machine cycle period, an input circuit connected to the input/output terminal to provide interrupt signals to the processor at instants determined by the cardiac voltage waveform of the patient, and an output circuit connected to the input/output terminal and comprising a current source controlled by the processor to inject stimulating current pulses at instants determined by the processor, wherein the processor is arranged to detect abnormal heart conditions by determining the period between interrupts by performance of a program effective to count machine cycles between interrupts and to respond to detected abnormal conditions by commanding injection of current pulses at instants occurring at selected times after previously injected pulses and/or after interrupts, and to determine the selected times by performance of a program effective to count machine cycles, and wherein the processor comprises a store having addressable locations in two store portions, an instruction highway for addressing locations independently in the store portion, an adder adapted to add the contents of two addressed locations in the two store portions respectively, a register arranged to receive the sum provided by the adder and interrupt signals and capable of operation as a shift register, connections for writing the contents of two portions of the register in addressed locations in the two store portions respectively, a program counter arranged to count machine cycles and to address a read-only memory providing instructions on the instruction highway and selectively providing shift pulses for the register and a latch enable signal, and a latch arranged to store the instruction on the instruction highway in the presence of the latch enable signal, the latch being connected to the output circuit to control the generation of the current pulses in accordance with the contents of the latch.
Claim 2
Dependent Claim
323 words
An electronic heart implant comprising an input/output terminal for connection to an active electrode in the heart of a patient, a stored program digital data processor including a clock pulse generator establishing a predetermined machine cycle period, an input circuit connected to the input/output terminal to provide interrupt signals to the processor at instants determined by the cardiac voltage waveform of the patient, and an output circuit connected to the input/output terminal and comprising a current source controlled by the processor to inject stimulating current pulses at instants determined by the processor, wherein the processor is arranged to detect abnormal heart conditions by determining the period between interrupts by performance of a program effective to count machine cycles between interrupts and to respond to detected abnormal conditions by commanding injection of current pulses at instants occurring at selected times after previously injected pulses and/or after interrupts, and to determine the selected times by performance of a program effective to count machine cycles, and wherein the processor comprises a store having addressable locations in two store portions, an instruction highway for addressing locations independently in the store portion, an adder adapted to add the contents of two addressed locations in the two store portions respectively, a register arranged to receive the sum provided by the adder and interrupt signals and capable of operation as a shift register, connections for writing the contents of two portions of the register in addressed locations in the two store portions respectively, a program counter arranged to count machine cycles and to address a read-only memory providing instructions on the instruction highway and selectively providing shift pulses for the register and a latch enable signal, and a latch arranged to store the instruction on the instruction highway in the presence of the latch enable signal, the latch being connected to the output circuit to control the generation of the current pulses in accordance with the contents of the latch.
Claim 3
Dependent Claim
38 words
An electronic heart implant according to claim 1, wherein the latch is also connected to the input circuit to control a threshold level at which an interrupt signal is generated in accordance with the contents of the latch.
Claim 4
Dependent Claim
41 words
An electronic heart implant according to claims 1, wherein one bit in the register and bit selectively provided by the read only memory control presetting of the program counter to a jump address determined by the instruction on the instruction highway.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-09-16 | 1984-03-17 | 1984-09-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-09-16 | 1988-03-17 | 1988-09-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-09-16 | 1992-03-17 | 1992-09-16 | $7700.00 | Window Closed / Lapsed |