← Back to Patent Explorer
US4220932A Expired / Lapsed US ⏱️ 0.0 years remaining

Buffer amplifier

Assignee: Zenith Electronics LLC
•
Filing: 1978-11-03
•
Granted: 1980-09-02
•
Expires: 1998-11-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A buffer amplifier is described for use in an integrated circuit in which a siganl from a processing circuit is coupled by the buffer amplifier to an output pin on the integrated circuit. The buffer amplifier includes a pair of transistors, the first of which receives the output of the processing circuit and is preferably arranged in an emitter-follower configuration. A resistor internal to the integrated circuit is coupled between ground and the emitter of the first transistor. The second transistor, preferably a vertical PNP type transistor, is arranged in a circuit configuration to couple the output of the first transistor to the output pin and to sink any current flowing to the output pin from a circuit driven by the buffer amplifier.

Inventors

  • 👤 Christopher M. Engel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 15:38
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/30; H03F1/302; H03F3/00; H03F3/34; H03F3/343

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 184 words
In an integrated circuit, a buffer amplifier for coupling the output of a signal processing circuit to an output pin on the integrated circuit, which output pin is adapted to be coupled to a driven circuit feeding current toward the output pin, the buffer amplifier comprising: an NPN transistor internal to the integrated circuit having a base electrode and an emitter electrode, said base electrode receiving the output of the signal processing circuit; a resistor internal to the integrated circuit and coupled between the emitter electrode of said NPN transistor and ground, and a vertical PNP transistor internal to the integrated circuit and having a base electrode, an emitter electrode, and a grounded collector electrode, the base electrode of said PNP transistor being connected to the emitter electrode of said NPN transistor, and the emitter electrode of said PNP transistor being connected to the output pin, whereby the use of a current-sinking resistor external to the integrated circuit, and the attendant mismatch between the temperature coefficient of an external resistor and the temperature coefficients of circuit elements internal to the integrated circuit, are eliminated.
Claim 2
Dependent Claim 184 words
In an integrated circuit, a buffer amplifier for coupling the output of a signal processing circuit to an output pin on the integrated circuit, which output pin is adapted to be coupled to a driven circuit feeding current toward the output pin, the buffer amplifier comprising: an NPN transistor internal to the integrated circuit having a base electrode and an emitter electrode, said base electrode receiving the output of the signal processing circuit; a resistor internal to the integrated circuit and coupled between the emitter electrode of said NPN transistor and ground, and a vertical PNP transistor internal to the integrated circuit and having a base electrode, an emitter electrode, and a grounded collector electrode, the base electrode of said PNP transistor being connected to the emitter electrode of said NPN transistor, and the emitter electrode of said PNP transistor being connected to the output pin, whereby the use of a current-sinking resistor external to the integrated circuit, and the attendant mismatch between the temperature coefficient of an external resistor and the temperature coefficients of circuit elements internal to the integrated circuit, are eliminated.
Claim 3
Dependent Claim 36 words
A buffer amplifier as set forth in claim 1 wherein said PNP transistor is selected to have a reverse base-emitter breakdown voltage sufficient to avoid breakdown of its base-emitter junction when the output pin is grounded.
Claim 4
Dependent Claim 265 words
In an integrated circuit, a buffer amplifier for coupling the output signal processing circuit to an output pin on the integrated circuit, said signal processing circuit having an output transistor which has a quiescent base current wherein said output signal is a function of a known multiple of said quiescent base current, and said output pin is adapted to be coupled to a driven circuit feeding current toward the output pin, the buffer amplifier comprising: a first transistor internal to the integrated circuit and having a base electrode and an emitter electrode, said base electrode receiving the output signal of the signal processing circuit; a second transistor coupled to the emitter electrode of said first transistor and disposed in a circuit arrangement between said first transistor and the output pin such that said second transistor passes to the output pin substantially the same signal received by the base electrode of said first transistor and such that said second transistor sinks the current flowing from the driven circuit toward the output pin; and a resistor internal to the integrated circuit and coupled between the emitter electrode of said first transistor and ground, the value of said resistor being selected such that the base current of said first transistor is substantially equal in magnitude to a known multiple of the quiescent base current of said output transistor, whereby changes in base currents due to temperature-induced changes in the current gains of said output transistor and said first transistor cause substantially no change in the magnitude of the signal coupled to the output pin of the integrated circuit.
Claim 5
Dependent Claim 265 words
In an integrated circuit, a buffer amplifier for coupling the output signal processing circuit to an output pin on the integrated circuit, said signal processing circuit having an output transistor which has a quiescent base current wherein said output signal is a function of a known multiple of said quiescent base current, and said output pin is adapted to be coupled to a driven circuit feeding current toward the output pin, the buffer amplifier comprising: a first transistor internal to the integrated circuit and having a base electrode and an emitter electrode, said base electrode receiving the output signal of the signal processing circuit; a second transistor coupled to the emitter electrode of said first transistor and disposed in a circuit arrangement between said first transistor and the output pin such that said second transistor passes to the output pin substantially the same signal received by the base electrode of said first transistor and such that said second transistor sinks the current flowing from the driven circuit toward the output pin; and a resistor internal to the integrated circuit and coupled between the emitter electrode of said first transistor and ground, the value of said resistor being selected such that the base current of said first transistor is substantially equal in magnitude to a known multiple of the quiescent base current of said output transistor, whereby changes in base currents due to temperature-induced changes in the current gains of said output transistor and said first transistor cause substantially no change in the magnitude of the signal coupled to the output pin of the integrated circuit.
Claim 6
Dependent Claim 264 words
In an integrated circuit, a buffer amplifier for coupling the output signal of a signal processing circuit to an output pin on the integrated circuit, said signal processing circuit having an output transistor which has a quiescent base current wherein said output signal is a function of a known multiple of said quiescent base current, and said output pin is adapted to be coupled to a driven circuit feeding current toward the output pin, the buffer amplifier comprising: an NPN transistor internal to the integrated circuit having a base electrode and an emitter electrode, said base electrode receiving the output signal of the signal processing circuit; a vertical PNP transistor internal to the integrated circuit and having a base electrode, an emitter electrode, and a grounded collector electrode, the base electrode of said PNP transistor being connected to the emitter electrode of said NPN transistor, and the emitter electrode of said PNP transistor being connected to the output pin; and a resistor internal to the integrated circuit and coupled between the emitter electrode of said NPN transistor and ground, the value of said resistor being selected such that the base current of said NPN transistor is substantially equal in magnitude to said known multiple of the quiescent base current of said output transistor, whereby changes in base currents due to temperature-induced changes in the current gains of said output transistor and said NPN transistor cause substantially no change in the magnitude of said output signal and substantially no change in the magnitude of the signal coupled to the output pin of the integrated circuit.
Claim 7
Dependent Claim 264 words
In an integrated circuit, a buffer amplifier for coupling the output signal of a signal processing circuit to an output pin on the integrated circuit, said signal processing circuit having an output transistor which has a quiescent base current wherein said output signal is a function of a known multiple of said quiescent base current, and said output pin is adapted to be coupled to a driven circuit feeding current toward the output pin, the buffer amplifier comprising: an NPN transistor internal to the integrated circuit having a base electrode and an emitter electrode, said base electrode receiving the output signal of the signal processing circuit; a vertical PNP transistor internal to the integrated circuit and having a base electrode, an emitter electrode, and a grounded collector electrode, the base electrode of said PNP transistor being connected to the emitter electrode of said NPN transistor, and the emitter electrode of said PNP transistor being connected to the output pin; and a resistor internal to the integrated circuit and coupled between the emitter electrode of said NPN transistor and ground, the value of said resistor being selected such that the base current of said NPN transistor is substantially equal in magnitude to said known multiple of the quiescent base current of said output transistor, whereby changes in base currents due to temperature-induced changes in the current gains of said output transistor and said NPN transistor cause substantially no change in the magnitude of said output signal and substantially no change in the magnitude of the signal coupled to the output pin of the integrated circuit.
Claim 8
Dependent Claim 219 words
In an integrated circuit, a buffer amplifier for coupling the output of a signal processing circuit to an output pin on the integrated circuit, which output pin is adapted to be coupled to a driven circuit feeding current toward the output pin, the buffer amplifier comprising: a first transistor internal to the integrated circuit and having a base electrode and an emitter electrode, said base electrode receiving the signal output of the signal processing circuit; a resistor internal to the integrated circuit and coupled between the emitter electrode of said first transistor and ground; and a second transistor disposed in a circuit arrangement between said first transistor and the output pin such that said second transistor passes to the output pin substantially the same signal received by the base electrode of said first transistor and such that said second transistor sinks the current flowing from the driven circuit toward the output pin, said second transistor including a base electrode coupled to the emitter electrode of said first transistor, an emitter electrode coupled to the output pin, and a grounded collector electrode; whereby the use of a current-sinking resistor external to the integrated circuit, and the attendant mismatch between the temperature coefficient of an external resistor and the temperature coefficients of circuit elements internal to the integrated circuit, are eliminated.
Claim 9
Dependent Claim 219 words
In an integrated circuit, a buffer amplifier for coupling the output of a signal processing circuit to an output pin on the integrated circuit, which output pin is adapted to be coupled to a driven circuit feeding current toward the output pin, the buffer amplifier comprising: a first transistor internal to the integrated circuit and having a base electrode and an emitter electrode, said base electrode receiving the signal output of the signal processing circuit; a resistor internal to the integrated circuit and coupled between the emitter electrode of said first transistor and ground; and a second transistor disposed in a circuit arrangement between said first transistor and the output pin such that said second transistor passes to the output pin substantially the same signal received by the base electrode of said first transistor and such that said second transistor sinks the current flowing from the driven circuit toward the output pin, said second transistor including a base electrode coupled to the emitter electrode of said first transistor, an emitter electrode coupled to the output pin, and a grounded collector electrode; whereby the use of a current-sinking resistor external to the integrated circuit, and the attendant mismatch between the temperature coefficient of an external resistor and the temperature coefficients of circuit elements internal to the integrated circuit, are eliminated.
Claim 10
Dependent Claim 40 words
A buffer amplifier as set forth in claim 5 wherein said second transistor is selected to have a reverse base-emitter breakdown voltage sufficient to avoid breakdown of the base-emitter junction of said second transistor when the output pin is grounded.
Claim 11
Dependent Claim 18 words
A buffer amplifier as set forth in claim 5 wherein said second transistor is a vertical PNP transistor.

References Cited (Backward Citations)

US2963656A Cited
US4123723A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-09-02 1984-03-03 1984-09-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-09-02 1988-03-03 1988-09-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-09-02 1992-03-03 1992-09-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag