Patent US4212059A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4212059A Expired / Lapsed US ⏱️ 0.0 years remaining

Information processing system

Assignee: Toshiba Corp
•
Filing: 1978-03-14
•
Granted: 1980-07-08
•
Expires: 1998-03-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An information processing system includes an information processing unit and an operation console. The information processing unit includes a CPU having a fault diagnostic unit which is coupled with the diagnostic interface port of the operation console, through a diagnostic interface. The operation console is provided with a microprocessor having a first operation mode carrying out at least a normal operation processing function and a second mode executing both a maintenance command processing function and a normal operation processing function, and with a memory for storing a maintenance command processing routine for executing the maintenance command processing function. When an operator issues an instruction for shifting the first operation mode to the second operation mode control is transferred to the operation console so that the microprocessor executes the maintenance command processing function and the normal operation processing function.

Inventors

  • 👤 Fumitaka Sato
  • 👤 Masahiko Iwane
  • 👤 Masaki Murayama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 14:58
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/2205; G06F11/2236; G06F11/26; G06F11/273; G06F11/2736

Claims Analysis

Total Claims: 22
Claim 1
Independent Claim 137 words
An information processing system comprising: external processor means capable of issuing diagnostic commands; a central processing unit including a control store storing microprograms including a plurality of microinstructions, an interface connected to said external processor means, a microinstruction register for storing microinstructions received from said control store or from said external processor means through said interface, a circuit for processing microinstructions stored in said microinstruction register, and a diagnostic unit for processing a diagnostic command received from said external processor means through said interface; and said diagnostic unit comprising means for writing a microinstruction received from said external processor means directly into said microinstruction register in response to said diagnostic command, means for causing said circuit to execute the microinstruction stored in said microinstruction register, and means for reading out the execution results generated by said circuit.
Claim 2
Dependent Claim 137 words
An information processing system comprising: external processor means capable of issuing diagnostic commands; a central processing unit including a control store storing microprograms including a plurality of microinstructions, an interface connected to said external processor means, a microinstruction register for storing microinstructions received from said control store or from said external processor means through said interface, a circuit for processing microinstructions stored in said microinstruction register, and a diagnostic unit for processing a diagnostic command received from said external processor means through said interface; and said diagnostic unit comprising means for writing a microinstruction received from said external processor means directly into said microinstruction register in response to said diagnostic command, means for causing said circuit to execute the microinstruction stored in said microinstruction register, and means for reading out the execution results generated by said circuit.
Claim 3
Dependent Claim 41 words
An information processing system according to claim 1, wherein said interface has signal lines through which said microinstructions are supplied from said external processor means, the number of which lines is smaller than that of the bits forming each said microinstruction.
Claim 4
Dependent Claim 41 words
An information processing system according to claim 1, wherein said interface has signal lines through which said microinstructions are supplied from said external processor means, the number of which lines is smaller than that of the bits of said microinstruction register.
Claim 5
Dependent Claim 31 words
An information processing system according to claim 1, wherein said external processor means functions as a man-machine interface and supplies said central processing unit with microinstructions when operated by an operator.
Claim 6
Dependent Claim 32 words
An information processing system according to claim 4, wherein microinstructions issued to the central processing unit from said external processor means identify fewer registers than does the operator using the man-machine interface.
Claim 7
Dependent Claim 70 words
An information processing system according to claim 4, wherein said external processor means includes an operation console having an operation processor and a keyboard unit which, when operated, transfers to said central processing unit a diagnostic read command containing data and the symbolic name of a data storage device within said central processing unit, thereby reading out data from the device identified by the symbolic name contained in said command.
Claim 8
Dependent Claim 73 words
An information processing system according to claim 4, wherein said external processor means includes an operation console having an operation processor and a keyboard unit which, when operated, transfers to said processing unit a diagnostic write command containing data and the symbolic name of a data storage device within said central processing unit, thereby writing the data contained in said command into the device identified by the symbolic name contained in said command.
Claim 9
Dependent Claim 83 words
An information processing system according to claim 6, wherein said external processor means is provided with a memory for storing microinstruction signals representing the execution sequence of the diagnostic command supplied from said keyboard, said microinstruction signals being read out from said memory and transferred to said central processing unit through said operation processor in response to operation of said keyboard to transfer said command to said unit, said microinstruction signals operating to control said data reading operation in said central processing unit.
Claim 10
Dependent Claim 85 words
An information processing system according to claim 7, wherein said external processor means is provided with a memory for storing microinstruction signals representing the execution sequence of the diagnostic command supplied from said keyboard, said microinstruction signals being read out from said memory and transferred to said central processing unit through said operation processor in response to operation of said keyboard to transfer said command to said central processing unit, said microinstruction signals operating to control said data writing operation in said central processing unit.
Claim 11
Dependent Claim 25 words
An information processing system according to claim 1, wherein said diagnostic commands issued from said external processor means contain information which represents length of data.
Claim 12
Dependent Claim 47 words
An information processing system according to claim 10, further comprising control means for controlling the operation of each diagnostic command based on the information contained in an OP field thereof and for writing address information in said command into said microinstruction register in said central processing unit.
Claim 13
Dependent Claim 44 words
An information processing system according to claim 11, wherein said control means includes means for responding to said OP field and address information, thereby causing a device which is designated by said address information to execute the operation designated by the OP field information.
Claim 14
Dependent Claim 92 words
An information processing system according to claim 1, wherein there are used write command signals for writing the same to a plurality of registers, data are read out in response to read command signals and transferred to said external processor means and are stored in said registers, and when a write command signal appears, no data field is received from said external processor means, and the data are written from said registers into a data storage device designated by an address field received in said command signals from said external processor means.
Claim 15
Dependent Claim 116 words
An information processing system according to claim 1, wherein the central processing unit further comprises a plurality of registers for storing a diagnostic command signal received from said external processor means through said interface; a control circuit for controlling the operation of said central processing unit based on the information in an OP field of said command signal and stored in said registers; means for writing address field and data field information contained in said command signal into said registers in accordance with said OP field information; and means for transferring data in the data field of said command signal to additional registers connected to the output of said register which stores said data field information.
Claim 16
Dependent Claim 43 words
An information processing system according to claim 14, wherein said command signal transferred from said external processor means is written into the corresponding registers under control of said control circuit if said command signal represents a write command calling for a write operation.
Claim 17
Dependent Claim 73 words
An information processing system according to claim 15, wherein the data in said write command is first written into a register to which data can be written directly by said write command, a microinstruction representing a data-writing sequence is written into said microinstruction register, and the data in the write command is then written under control of a microinstruction into a data storage device into which the data could not otherwise be written.
Claim 18
Dependent Claim 48 words
An information processing system according to claim 14, wherein the contents of said registers are transferred to said external processor means through said interface and through a diagnostic line under control of said control circuit if said command signal represents a read command calling for a read operation.
Claim 19
Dependent Claim 77 words
An information processing system according to claim 17, wherein a microinstruction representing a data reading sequence is first written into said microinstruction register in response to a diagnostic command signal calling for a write operation, then data are read out, through a data line according to the microinstruction, from data storage devices from which the data could not be otherwise be read out, and finally the data are transferred to said external processor means through said interface.
Claim 20
Dependent Claim 93 words
An information processing system according to claim 1, wherein said central processing unit further comprises a plurality of registers for storing a diagnostic command signal received from said external processor means through said interface; a control circuit for controlling the operation of said central processing unit based on the information in an OP field of said command signal and stored in said registers; and means for transferring the data stored in memory devices within said central processing unit to a diagnostic bus and a data line which are indirectly connected to said interface.
Claim 21
Dependent Claim 24 words
An information processing system according to claim 1, wherein said diagnostic command signals are issued from a basic panel within said external processor means.
Claim 22
Dependent Claim 88 words
An information processing system according to claim 1, wherein said external processor means includes a main memory; and said central processing unit further includes an exclusive memory for exclusively storing signals representing a sequence of fault detection operations, a counter for counting the addresses of the exclusive memory, means for actuating said exclusive memory in response to command signals from said external processor means, and means for addressing said control store according to data read out from said exclusive memory, and thereby executing a microprogram for fault detection.

References Cited (Backward Citations)

US3964088A Cited
US4149244A Cited
US4066883A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-07-08 1984-01-07 1984-07-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-07-08 1988-01-07 1988-07-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-07-08 1992-01-07 1992-07-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag