Patent US4206479A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4206479A Expired / Lapsed US ⏱️ 0.0 years remaining

Buffered time base correction circuit

Assignee: Eastman Kodak Co
•
Filing: 1979-02-28
•
Granted: 1980-06-03
•
Expires: 1999-02-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A time base corrector for use in defluttering video signals employs a pair of analog shift registers which functionally sandwich a buffer register. Signals are serially applied to one register, say at a fluttering rate; then parallel shifted to the buffer register; then parallel shifted to the second analog shift register; then serially clocked out of the second analog shift register at a reference rate. With such signal processing, successive signals always follow the same signal path, thereby avoiding the prior art need for complementary circuit components. Components of the time base corrector form parts of a solid state device, means being provided therefor to assure that charge vestiges cannot occur after charge shifting.

Inventors

  • 👤 John S. Hayward

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 21:07
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/76; H04N5/91; H04N5/93; H04N5/95; H04N5/953; H04N5/04; H04N5/06; H04N5/067; H04N5/073; H04N5/0736

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 247 words
Apparatus capable of removing flutter from a fluttering signal in the form of a succession of signal representative charge pockets comprising: (a) first and second charge transfer devices; (b) buffer means; (c) first gate means for parallel transferring charge pockets from said first charge transfer device to said buffer means; (d) second gate means for parallel tranferring charge pockets from said buffer means to said second charge transfer device; (e) means for serially processing charge pockets into said first charge transfer device; (f) means for serially processing charge pockets to the output of said second charge transfer device; (g) means for producing first clocking signals corresponding to the time base of the succession of charge pockets processed into said first charge transfer device; (h) means for producing second clocking signals at a reference rate; (i) means for applying said first clocking signals to said first charge transfer device; (j) means for applying said second clocking signals to said second charge transfer device; (k) means cooperative with said first charge transfer device for producing a first gate signal to actuate said first gate means when a predetermined number of stages of said first charge transfer device are occupied by charge pockets; and (l) means, cooperative with said second charge transfer device and operable after a predetermined time interval following actuation of said first gate means for actuating said second gate means, thereby to transfer signal representative charge pockets in said buffer means to said second charge transfer device.
Claim 2
Dependent Claim 247 words
Apparatus capable of removing flutter from a fluttering signal in the form of a succession of signal representative charge pockets comprising: (a) first and second charge transfer devices; (b) buffer means; (c) first gate means for parallel transferring charge pockets from said first charge transfer device to said buffer means; (d) second gate means for parallel tranferring charge pockets from said buffer means to said second charge transfer device; (e) means for serially processing charge pockets into said first charge transfer device; (f) means for serially processing charge pockets to the output of said second charge transfer device; (g) means for producing first clocking signals corresponding to the time base of the succession of charge pockets processed into said first charge transfer device; (h) means for producing second clocking signals at a reference rate; (i) means for applying said first clocking signals to said first charge transfer device; (j) means for applying said second clocking signals to said second charge transfer device; (k) means cooperative with said first charge transfer device for producing a first gate signal to actuate said first gate means when a predetermined number of stages of said first charge transfer device are occupied by charge pockets; and (l) means, cooperative with said second charge transfer device and operable after a predetermined time interval following actuation of said first gate means for actuating said second gate means, thereby to transfer signal representative charge pockets in said buffer means to said second charge transfer device.
Claim 3
Dependent Claim 43 words
The apparatus of claim 1 wherein said first and second charge transfer devices are respectively first and second charge coupled devices and wherein said charge coupled devices, said buffer means, and said gate means form respective parts of a common solid state device.
Claim 4
Dependent Claim 48 words
The apparatus of claim 2 including means for producing and applying a clamp signal to the stages of said first charge coupled device simultaneously with the actuation of said first gate means, thereby to effect transfer of charge from said first charge coupled device to said buffer means.
Claim 5
Dependent Claim 156 words
Apparatus capable of altering the time base of a signal consisting of a stream of charge pockets, comprising: (a) a first charge coupled device; (b) a second charge coupled device; (c) means for clocking said first charge coupled device at a respective rate; (d) means for clocking said second charge coupled device at a respective rate; (e) buffer means; (f) means for processing said charge pockets serially into said first charge coupled device; (g) means cooperative with said first charge coupled device for parallel shifting charge pockets in the stages thereof to corresponding stages of said buffer means; (h) means cooperative with said buffer means for parallel shifting charge pockets in the stages thereof to corresponding stages of said second charge coupled device; and, (i) clamp means, cooperative with said means for parallel shifting charge pockets to said buffer means, for depleting the potential wells of said first charge coupled device while shifting said charge pockets.
Claim 6
Dependent Claim 156 words
Apparatus capable of altering the time base of a signal consisting of a stream of charge pockets, comprising: (a) a first charge coupled device; (b) a second charge coupled device; (c) means for clocking said first charge coupled device at a respective rate; (d) means for clocking said second charge coupled device at a respective rate; (e) buffer means; (f) means for processing said charge pockets serially into said first charge coupled device; (g) means cooperative with said first charge coupled device for parallel shifting charge pockets in the stages thereof to corresponding stages of said buffer means; (h) means cooperative with said buffer means for parallel shifting charge pockets in the stages thereof to corresponding stages of said second charge coupled device; and, (i) clamp means, cooperative with said means for parallel shifting charge pockets to said buffer means, for depleting the potential wells of said first charge coupled device while shifting said charge pockets.

References Cited (Backward Citations)

US3947874A Cited
US4074307A Cited
US4133009A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-06-03 1983-12-03 1984-06-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-06-03 1987-12-03 1988-06-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-06-03 1991-12-03 1992-06-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag